

# RAD-HARD BANDGAP VOLTAGE REFERENCE IN LFOUNDRY

---

Patrick Pangaud – 29 July 2021

[pangaud@cppm.in2p3.fr](mailto:pangaud@cppm.in2p3.fr)

From a CPPM's student internship project in 2019


# Specifications

1.8 V in LFoundry

Voltage reference	VREF = 1 V	VREF deviation	$\Delta V_{REF} = 0.01 \text{ V}$
Supply voltage	VDD = [1.5, 2] V	Current consumption	ICC = 70 $\mu\text{A}$
PSRR	-25 dB	Maximal leakage current	ISTB = 0.01 nA
Operating temperatures	T = [-45, 90] °C	Radiation hardness specifications	TID = 80 MRads
Temperature variation	$\Delta T = 0.2\%$	Radiation specifications	NIEL = $1.5 \cdot 10^{15} \text{ neq/cm}^2$

Focus on [-20, 60] °C.  
ATLAS working point: -10 °C.


# General schematic



# DTMOS transistor


(Dynamic-Threshold Metal-Oxide-Silicon transistor)

## DTMOS transistors



At 6.5 uA the DTMOS is biased

Bias current set to 6.5 uA to design the Autobias and startup circuit



[1] Annema, J.M. (1999). Low-Power Bandgap References Featuring DTMOST's. IEEE Journal of Solid State Circuits, 34.

[2] Gromov, V. (2004). Development of the Bandgap Voltage Reference Circuit, Featuring Dynamic Threshold MOS Transistors (DTMOST's) in 0.13 um CMOS Technology. 10th Workshop on Electronics for LHC and Future Experiments, 333-339.

# Layout dimension

The bandgap cell dimension is  $\sim 600\mu\text{m} \times 600\mu\text{m}$   
( pads and guarding included)

The cell was designed and test in  
2021 but does not work.

Need to be resubmit with minor  
modifications (psub layer).

