



Overview of silicon tracking and vertexing R&D in view of FCC-ee


Exploiting the evolution of CMOS pixels sensors and their services

A. Besson

(IPHC-Strasbourg)

Inputs from CBM-MVD collaboration, ALICE ITS3, IPHC (PICSEL & C4PI)


Silicon tracking detector figure of merit



- Ultimate performances look like the ideal tracking or vertexing detector. However
 - ✓ Very precise \Rightarrow not that fast
 - ✓ Very fast \Rightarrow large pitch and/or large Power
- Need a **hierarchy** or **specialized** layers
 - ✓ Governed by physics requirements and experimental conditions @FCCee
 - ✓ Fast timing and small granularity/low material budget are very antagonist
 - ✓ R&D needed to improve the parameter space

| | Z | Higgs | ttbar |
|--|-------|-------|-------|
| \sqrt{s} [GeV] | 91.2 | 240 | 365 |
| Luminosity / IP ($10^{34} \text{cm}^{-2} \text{s}^{-1}$) | 230 | 8.5 | 1.7 |
| no. of bunches / beam | 16640 | 393 | 48 |
| Bunch separation (ns) | 20 | 994 | 3000 |


FCCee Vertex detector requirements



- Physics
- ⇒ Flavour tagging
 - ⇒ Low pT tracks
 - ⇒ Vertex/Jet charge determination

Physics $O(\text{Hz}/\text{cm}^2)$


Beam background $O(10\text{-}50 \text{ MHz}/\text{cm}^2)$



CLD and IDEA Vertex Detectors designs (superimposed)

MAPS with $\sigma_{\text{hit}} \approx 3 \mu\text{m}$ and $X/X_0 \approx 0.3\%$ / layer of Si

- CLD concept: double layers in Barrel/Endcap configuration
- IDEA concept: single closer layers in Long Barrel configuration



(Figure: D. Contardo)

- Vertex reconstruction
- ⇒ granularity
 - ⇒ Pitch $\sim 17\text{-}20 \mu\text{m}$
 - ⇒ $(\sigma_{\text{sp}} \sim 3\text{-}4 \mu\text{m})$

- Material Budget
- ⇒ $\sim 0.15\%$ X_0 / layer
 - ⇒ $< 1\%$ X_0 for the whole VTX
 - + $\sim 0.3\%$ X_0 for the beam pipe
 - + 0.15% X_0 for $5 \mu\text{m}$ Gold coating

Low material detectors & supports structures

$$\sigma_{d_0} = a \oplus \frac{b}{p \sin^{3/2} \theta}$$

$a \simeq 5 \mu\text{m}$ $b \sim 15 \mu\text{m} \cdot \text{GeV}$

Beam background

Radiation hardness
 $O(100 \text{ kRad}/\text{yr})$ & $O(10^{11}) n_{\text{eq}}/\text{yr}$

Rad.Tol. devices

Time resolution
 $O(1 \mu\text{s})$

Power consumption
 $\sim < 50 \text{ mW}/\text{cm}^2$


Fast read-out & low Power Architectures ($\sim 20 \text{ mW}/\text{cm}^2$)

Cooling Stiffness / Alignment


No Power pulsing @FCCee

5 single layers or 3 double layers ?
Inner (1.7 cm or lower ?) and outer radius are key factors

Tracking requirements







Central tracker



Two solutions under study


- CLD: All silicon pixel (innermost) + strips
 - ▢ Inner: 3 (7) barrel (fwd) layers (1% X_0 each)
 - ▢ Outer: 3 (4) barrel (fwd) layers (1% X_0 each)
 - ▢ Separated by support tube (2.5% X_0)
- IDEA: Extremely transparent Drift Chamber
 - ▢ GAS: 90% He – 10% iC_4H_{10}
 - ▢ Radius 0.35 – 2.00 m
 - ▢ Total thickness: 1.6% of X_0 at 90°
 - ♦ Tungsten wires dominant contribution
 - ▢ Full system includes Si VXT and Si “wrapper”

30/11/2021 Detector concepts for FCC-ee - Paolo Giacomelli

Paolo Giacomelli (Annecy 2021)



In reality, there is of course a resolution term (a) and a multiple scattering term (b)


$$\sigma(p_T)/p_T^2 = a \oplus \frac{b}{p \sin \theta}$$

Often, the “canonical” requirement is expressed as

$$\sigma_{p_T}/p_T^2 \approx 2 \times 10^{-5} \text{ GeV}^{-1}$$

- Questions:
- Is material budget mapping realistic ?
 - Gaseous vs silicon ?
 - Low or high momentum priority ?
 - Standalone tracking capabilities at low radius ?

For “standard” ultra-light detectors (e.g. full Si), multiple scattering dominates up to p_T of ~ 100 GeV



Here illustrated for the CLD detector at 90°:
Total material budget = 11% of X_0

From analytic expressions for track parameter resolutions.

Drasal, Riegler, <https://doi.org/10.1016/j.nima.2018.08.078>

$$\frac{\Delta p_T}{p_T} |_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{0.3\beta B_0 L_0} \sqrt{\frac{d_{tot}}{X_0 \sin \theta}}$$

$$\frac{\Delta p_T}{p_T} |_{res.} \approx \frac{12 \sigma_{r\phi} p_T}{0.3 B_0 L_0^2} \sqrt{\frac{5}{N+5}}$$

Silicon Detectors landscape

• A very active area. e.g. see

- ✓ [2021: ECFA Detector R&D Roadmap Symposium of Task Force 3 Solid State Detectors](#)
- ✓ [2022: VCI 16th Vienna conference](#)
- ✓ [2022: 15th Pisa Meeting on Advanced Detectors](#)
- ✓ [2022: AIDAInnova Kick-off meeting](#)
- ✓ [ALICE ITS-3 CERN Detector seminar \(M. Mager\)](#)

(Most materials stolen from there)




TF3 Symposium:
Solid State Detectors

D. Bortoletto, N. Cartiglia, D. Contardo, I. Gregor, G. Kramberger, G. Pellegrini, H. Pernegger.

ECFA Detector R&D Roadmap


Solid state detectors for future (4D) trackers



Detector R&D Roadmap: themes (DRDTs)



References: ECFA/RC/21/510
CERN-ESU-017
DOI: 10.17181/CERN.XDPL.W2EX



DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Developments of Monolithic Active Pixel Sensors (MAPS) should achieve very high spatial resolution and **very low mass** aiming to also perform in **high fluence environments**. To achieve low mass in vertex and tracking detectors, thin and large area sensors will be crucial. For tracking and calorimetry applications MAPS arrays of **very large areas**, but **reduced granularity** are required for which cost and **power aspects** are critical R&D drivers. Passive CMOS designs are to be explored, as a complement to standard sensors

DRDT 3.2 - Develop solid state sensors with 4D-capabilities for tracking and calorimetry.

Understanding of the ultimate limit of precision timing in sensors, with and without internal multiplication, requires extensive research together with the developments to increase radiation tolerance and achieve 100%-fill factors. New semiconductor and technology processes with faster signal development and low noise readout properties should also be investigated.

Synergies

K. Jakobs, FCC Physics Workshop, Feb 2022

ECFA recognizes the need for the experimental and theoretical communities involved in physics studies, experiment designs and detector technologies at future Higgs factories to gather. **ECFA supports a series of workshops** with the aim to **share challenges and expertise, to explore synergies in their efforts** and to respond coherently to this priority in the European Strategy for Particle Physics (ESPP).

Goal: bring the entire e^+e^- Higgs factory effort together, foster cooperation across various projects; collaborative research programmes are to emerge




Important similarities between FCCee requirements & Heavy ions experiments (ALICE ITS3, ALICE3, EIC, etc.)

● Must happen or main physics goals cannot be met ● Important to meet several physics goals ● Desirable to enhance physics reach ● R&D needs being met

Granular and thin detectors: CMOS pixels sensors

CMOS pixel resolution vs pitch





Process: 350 nm



O(100 μs)


Process: 180 nm



Mu3e

O(10 μs)

Process: 65 nm






O(1 μs)

Example of trade off: MIMOSIS

- MIMOSIS-1 chip for CBM-MVD @ FAIR

| Parameter | Value |
|-----------------------|--|
| Technology | TowerJazz 180 nm |
| Epi layer | ~ 25 μm |
| Epi layer resistivity | > 1k Ωcm |
| Sensor thickness | 60 μm |
| Pixel size | 26.88 μm \times 30.24 μm |
| Matrix size | 1024 \times 504 (516096 pix) |
| Matrix area | \approx 4.2 cm^2 |
| Matrix readout time | 5 μs (event driven) |
| Power consumption | 40-70 mW/cm^2 |


- Based on ALPIDE architecture
 - Multiple data concentration steps
 - Elastic output buffer
 - 8 x 320 Mbps links (switchable)
 - Triple redundant electronics
- Pixel variants: DC/AC (top bias up to >20V)
- Different epitaxial variants tested



Pic from: Munkler, Vertex 2018, Status of silicon detector R&D at CLIC
Carlos, TREDI 2019, Results of the Malta CMOS pixel detector prototype for the ATLAS Pixel ITK

- Intense test beam campaign(2021-22)



- Mimosis-2 submission these weeks
 - Thicker epi layer tests
 - Test prototype for 1 μs readout time



MIMOSIS = a milestone for Higgs factories (5 μm / \leq 5 μs)








TJ-65 nm process: smaller feature size

- 65 nm feature size technology
 - ✓ (ALPIDE & MIMOSIS fabricated in 180 nm)
 - ✓ Larger wafers (\Rightarrow 30 cm)
 - ✓ More functionalities inside the pixel
 - ✓ Keeps pixel dimensions small \Rightarrow spatial res.
 - ✓ Potentially faster read-out
 - ✓ Lower Power consumption
- **TJ-65 nm 1st submission (MLR1)**
 - ✓ Main driver: CERN EP R&D WP 1.2 & ALICE ITS-3 upgrades
 - Privileged Relation between CERN with the foundry (access to options is a key factor)
 - ✓ Goal: **validate the process for charged particle detection**
 - First submission: MLR1 (Q4 2020)
 - Synergy with Higgs factories requirements





65nm MLR1


- Technology exploration
- Various pixel matrices and test structures
 - ✓ Radiation test structures
 - ✓ Amplification, DACs, LVDS, etc.
 - ✓ Pitch 15-25 μm
 - ✓ Epi variants



ires
ions
tructures



DPTS in test beam




CE_65 with ⁵⁵Fe


- Promising results
 - ✓ Excellent charge collection efficiency
 - ✓ no showstopper
 - ✓ Beam test performances analysis ongoing

65nm future plans

Overcoming the reticle size limitation \Rightarrow stitching




- Next submission: ER1 (2022)
 - CERN EP R&D WP 1.2 & ALICE ITS-3 upgrades (Submission: Q2 2022)
 - Monolithic Stitched Sensor(MOSS) driven by CERN
- ✓ Goal: study Stitching and interconnection (wafer scale)
 - Yield, Power distribution, signal routing, Noise, etc.





- Beyond ER1 \Rightarrow ER2 (2022-23) dedicated to ITS-3

ALICE ITS3: Bent sensors & stitching



- 20-40 μm (0.02-0.04% X_0)
- bent shape with radius 18/24/30 mm




<https://indico.cern.ch/event/1071914/>

- Stitching + bent sensors:
 - ✓ Sensor part ~15% of total material budget
 - ✓ Minimizing overlapping regions, minimizing minimal radius around the beam pipe
- ALICE-ITS3/CERN drives the R&D
 - ✓ Cf. [M. Mager CERN Seminar](#)
- Challenges
 - ✓ Mechanics ? Bonding ? Air cooling only ?
 - ✓ Design: Minimizing peripheral circuits (Fill factor)
 - ✓ Bent sensor performances ? Yield ?




ALICE ITS3 tests

A. Kluge
on behalf of the ALICE collaboration
22 February, 2022
VCI

ERG DUOCEL_AR
0.06 kg/dm³
0.033 W/m·K



Layers 2+1



Carbon fiber foam spacer

Integration and cooling studies







Fig. 10: Inefficiency as a function of threshold for different rows and incident angles with partially logarithmic scale (10⁻¹ to 10⁻⁵) to show fully efficient rows. Each data point corresponds to at least 8k tracks.

- 1 silicon piece cut from one ALPIDE wafer (9x2 dies, ~1/2 of layer 0)



Bent sensors in test beam

Inteconnexion tests (superALPIDE)

On going experiments pave the road for FCCee detectors
(many other examples, e.g. BelleII)

Example of R&D: Arcadia

Goals and status of the ARCADIA project

Main objective
Development of large (1.2x1.2)cm² demonstrator chip of 512x512 fully depleted monolithic pixels with 25μm pitch.

Targeted applications

- future high energy experiments
- space applications
- medical and industrial scanners

Specifications


- low power consumption 5-20mW/cm²
- hit rates up to 10-100MHz/cm²
- scalable matrix size up to 24cm²
- radiation tolerance 10-100krad / 10¹¹-10¹² neq/cm²
- full signal processing within 1-10μs

Timeline & Production

| | | wafers | d _{sil} [μm] |
|---------------------------|------------|--------|-----------------------|
| 1st run delivered | June 2021 | 12 | 50/100/200 |
| 2nd run delivered | March 2022 | 11 | 50/100 |
| 3rd run – final layout | June 2022 | 12 | 50/..200 |
| 3rd run predicted arrival | end 2022 | | |




P. Giubiliano Uni Padova



CLD detector concept for FCC-ee


ARCADIA 1st run 8" wafer



<https://arxiv.org/pdf/2011.09723.pdf>

Main Demonstrator (MD) chip

- matrix core 512x512 pixels of 25μm pitch
- pixels are ~ (50/50)% analogue/digital
- 2 types of front-ends
- sensor diode about 20% of total area
- clock-less matrix (to minimize power dissipation)
- global shutter with serial readout
- output fully digital



Technology validation: L-Foundry (110nm)

✓ Goal for FCCee: low power, fully depleted CMOS

TCAD simulations

✓ (pixel optimization, charge sharing, radiation hardness etc.)

Small prototypes (SEED, MATISSE prototypes)


✓ Various pixels sizes and sensor thicknesses

1st Large prototype: MD prototype

✓ Low power read-out architecture exploration


✓ Functional. Tests ongoing

✓ More results expected @ IWORID2022




R&D in CLICdp context

VCI2022 – The 16th Vienna Conference on Instrumentation
February 24th, 2022
Dominik Dannheim (CERN)
on behalf of the CLICdp
collaboration



| Parameter | ILC | | CLIC | | |
|--|---------|---------|---------|---------|-------|
| | 250 GeV | 500 GeV | 380 GeV | 1.5 TeV | 3 TeV |
| Luminosity L ($10^{34} \text{cm}^{-2} \text{sec}^{-1}$) | 1.35 | 1.8 | 1.5 | 3.7 | 5.9 |
| $L > 99\%$ of V_s ($10^{34} \text{cm}^{-2} \text{sec}^{-1}$) | 1.0 | 1.0 | 0.9 | 1.4 | 2.0 |
| Repetition frequency (Hz) | 5 | 5 | 50 | 50 | 50 |
| Bunch separation (ns) | 554 | 554 | 0.5 | 0.5 | 0.5 |



- Different requirements w.r.t. FCCee

- ✓ Shorter time resolution needed 0(ns)
- ✓ Power pulsing relaxes instantaneous Power consumption constraints

- Generic tools

- ✓ Software (Allpix², Corryvreckan)
- ✓ Hardware (Caribou read out system)

- Hybrid R&D

- ✓ CLICpix2
 - Time (8bits) and
 - Charge (5bits)
- ✓ Anisotropic Conductive Film (ACF)
 - adhesive epoxy & conductive microparticles

- CMOS R&D

- ✓ CLICTD
- ✓ Fastpix (ATTRACT)
 - Subns timing
- ✓ 65 nm (DPTS)

Hybrid Assemblies

CLICpix2 + planar sensor

65 nm CMOS

Cracow SOI

200 nm SOI

Timepix3 ACF-bonding

130 nm CMOS

CLICpix2 + C3PD

65 nm CMOS + 180 nm HV-CMOS

Monolithic Sensors

ATLASpix

180 nm HV-CMOS

CLICTD

180 nm CMOS

FASTPIX

180 nm CMOS

DPTS

65 nm CMOS

Tools

CLICdp beam telescope

Detector technologies for CLIC, CERN-YR-2019-001

Caribou readout system


Pos 2020 (TWEPP2019), 100
<https://gitlab.cern.ch/Caribou>

MC Simulation framework: Allpix Squared


<https://gitlab.cern.ch/allpix-squared/allpix-squared>
NIM A 901 (2018) 164-172

Analysis & reconstruction framework: Corryvreckan

<https://gitlab.cern.ch/corryvreckan/corryvreckan>
2021 JINST 16 P03008





Timing & 4-D tracking



- Time resolution Δt
 - ✓ Bunch separation (3 μs / 1 μs / 20 ns)
 - ✓ Background rejection ?
 - ✓ Particle ID (<50-100 ps)
- Usual drawbacks
 - ✓ Power consumption
 - ✓ Active Cooling & geometrical acceptance due to services
 - ✓ In pixel circuitry \Rightarrow larger pixels (or multipixels)
 - ✓ Fill factor, dead time
 - ✓ PID Restricted to low momentum particles ($\sim < \text{few GeV}/c$)
- Still
 - ✓ Forward region not covered by a central gaseous detector
 - ✓ Added value for intermediate radii (LLPs ?)


Timing Landscape

Nicola Coraggio, INFN, Torino, V02022_25/02/22




16


Low gain to minimize jitter




HPK2
16x16 array
CMS & ATLAS
(LGAD DC coupled)




NA62 Gigatracker
(planar)




MonPicoAd
(BiCMOS)




FastPix
(CMOS)




Trench Isolated-LGAD
(reduces no gain region)



Resistive read-out
AC-LGADS
(signal sharing)



Inverse ILGAD



Deep Junction
DJ-LGAD

Power vs fast timing vs pixel size



Brief considerations about electronics: power



Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

| Name | Sensor | node | Pixel size | Temporal precision [ps] | Power [W/cm ²] |
|------------|-----------------|----------|---------------------------|-------------------------|----------------------------------|
| ETROC | LGAD | 65 | 1.3 x 1.3 mm ² | ~ 40 | 0.3 |
| ALTIROC | LGAD | 130 | 1.3 x 1.3 mm ² | ~ 40 | 0.4 |
| TDCpic | PIN | 130 | 300 x 300 μm ² | ~ 120 | 0.45 (matrix) + 2 (periphery) |
| TIMEPIX4 | PIN, 3D | 65 | 55 x 55 μm ² | ~ 200 | 0.8 |
| TimeSpot1 | 3D | 28 | 55 x 55 μm ² | ~ 30 ps | 5-10 |
| FASTPIX | monolithic | 180 | 20 x 20 μm ² | ~ 130 | 40 |
| miniCACTUS | monolithic | 150 | 0.5 x 1 mm ² | ~ 90 | 0.15 – 0.3 |
| MonPicoAD | monolithic | 130 SiGe | 25 x 25 μm ² | ~ 36 | 40 |
| Monolith | LGAD monolithic | 130 SiGe | 25 x 25 μm ² | ~ 25 | 40 |

40

Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Price to pay: additional cooling system (additional material)



Inner tracking detector concept @ FCCee

- Progress in material budget optimization
 - ✓ Double sided layers approach may be replaced by stitched+bent sensors (à la ALICE ITS3) in the inner radius

- The beam pipe sets the limits

- ✓ Beam pipe + cooling + Au coating $\sim 0.45\% X_0$
- ✓ Reducing the inner radius could compensate

$$\Delta d_0|_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{\beta p_T} r_0 \sqrt{\frac{d}{X_0 \sin \theta} \sqrt{1 + \frac{1}{2} \left(\frac{r_0}{L_0}\right) + \frac{N}{4} \left(\frac{r_0}{L_0}\right)^2}}$$

$$\Delta d_0|_{res.} \approx \frac{3\sigma_{r\phi}}{\sqrt{N+5}} \sqrt{1 + \frac{8r_0}{L_0} + \frac{28r_0^2}{L_0^2} + \frac{40r_0^3}{L_0^3} + \frac{20r_0^4}{L_0^4}}$$


- Granular layers

- ✓ Target: a design reaching $1\mu\text{s}/3\mu\text{m}/\sim < 50\text{mW}/\text{cm}^2$
- ✓ Still R&D efforts to be made (65 nm process)
- ✓ The « Power paradox »
 - Small radius \Rightarrow Higher hit density and Power/cm²
 - Higher radius \Rightarrow higher total power/layer


- Timing layer

- ✓ Probably somewhere at a mid range radius $O(10\text{--}20 \text{ cm})$
 - (1-2 layers ?)

$$\sigma_{d_0}^2 = a^2 + \left(\frac{b}{p \cdot \sin^{3/2}\theta}\right)^2$$



(a) d_0 resolution



Summary

NELLO'S
696 MADISON AVE
NEW YORK, NY 10021

FRI OCTOBER 30, 2009
CHECK #199697--2
TABLE #15
DUPLICATE

| | | |
|---|----------------------|------------|
| 1 | MARE MONTE SPAGHETTI | \$39.00 |
| 1 | RIGATONI SICILIANA | \$36.00 |
| 1 | MILANESA | \$55.00 |
| 1 | INSALA CARCIOFI | \$18.00 |
| 2 | PANHESAN CHURKS | \$28.00 |
| 1 | LG WATER | \$12.00 |
| 5 | TANNY 40 | \$275.00 |
| 2 | TRUFFLE CARPACCIO | \$200.00 |
| 2 | ASPARAGUS NELLO | \$60.00 |
| 3 | CAPPUCCINO | \$27.00 |
| 2 | CALAM. FRITTI | \$40.00 |
| 2 | PROSC. MOZARELLA | \$68.00 |
| 2 | ESPRESSO | \$15.00 |
| 1 | TIRAMISU | \$15.00 |
| 1 | MINISTRONE VERD | \$18.00 |
| 3 | LA TACHE ROMANEE CU | \$15000.00 |
| 2 | CHATEAU PEIRUS | \$10000.00 |
| 2 | J.W. BLUE | \$150.00 |
| 3 | TRUFFLE TAGLIOLINI | \$585.00 |
| 2 | CRISTAL ROSE magnum | \$10000.00 |


| | | |
|--------------|---|-------------------|
| | | \$36641.00 |
| TAX | : | \$3251.89 |
| SUB-TOTAL | : | \$39892.89 |
| 20% GRAT | : | \$7978.20 |
| TOTAL | | \$47221.09 |

THANK YOU
VISIT US AT NELLO SUMMERTIMES
138 MAIN STREET, SOUTHAMPTON
631-287-5500 & nell@nello.us
Times: 14:38 6 CUSTOMERS

- Apologies for not covering
 - ✓ Many technologies and on going R&D
 - (FPCCD, SOI, DEPFET, BiCMOS (SiGe), etc.)
 - ✓ Cooling R&D (MCC, etc.)
- The physics requirements impose a hierarchy between the conflicting parameters
 - ✓ Granularity and material budget first !
 - ✓ CMOS/MAPS Pixel sensors offer the best compromise for the inner vertexing/tracking layers @FCCee
- Integration R&D is a final performances driver !
 - ✓ Fill the gap between nice ideas and real detectors
 - e.g. Stitching & bent sensors developed in ALICE-ITS3 context
 - e.g. Anisotropic conductive films
- Timing/4-D tracking Today
 - ✓ Timing layers must relax either Power (material budget) and/or spatial resolution
 - ✓ 1 or 2 timing layer could probably considered with some caveats:
 - Moderate spatial resolution (probably not an issue considering occupancies)
 - Radius >~ 10-20 cm
 - + Timing layer in the endcaps outside other PID detectors ?
 - ✓ Only detailed physics benchmark simulation will give an educated answer.
 - ✓ Intense R&D in Timing technologies may change the picture (breakthrough needed)

backup

Vertex detector IDEA/CLD

 **Vertex detector: IDEA**

Inspired by ALICE ITS based on MAPS technology, using the ARCADIA R&D program


- Pixels $25 \times 25 \mu\text{m}^2$ (with developments to even smaller pixels)

• Light

- Inner layers: 0.3% of X_0 / layer
- Outer layers: 1% of X_0 / layer

• Performance:


- Point resolution of $\sim 3 \mu\text{m}$
- Efficiency of $\sim 100\%$
- Extremely low fake rate hit rate




5 MAPS layers:

R = 1.7 - 2.3 - 3.1 cm
Pixel size: $20 \times 20 \mu\text{m}^2$


R = 32 - 34 cm
Pixel size: $50 \times 100 \mu\text{m}^2$



 **Vertex detector: CLD**

CLD is the all-silicon-tracker detector concept developed for FCC-ee


- adapted to $B=2T$, driven by 30 mrad beam crossing angle and vertical emittance
- respecting 150 mrad forward cone reserved for MDI elements
- built upon a 15 mm radius beam pipe



600 mm

3 double barrel layers + 3 double-layer disks per side

- radius of innermost layer = 17 mm
- as low material budget as possible
- sensitive thickness: $50 \mu\text{m}$ per layer
- 0.6% X_0 per double layer
- pixel size $25 \times 25 \mu\text{m}^2$
- total sensitive area = 0.35 m^2



30/11/2021

Detector concepts for FCC-ee - Paolo Giacomelli

Paolo Giacomelli (Annecy 2021)


• Comments:

- ✓ 25 μm pitch vs 3 μm resolution
 - Needs: high S/N and/or no binary output
- ✓ Material budget 0.3% X_0 /layer:
 - Conservative value
 - Beam pipe material budget $\sim 0.3\% X_0$
- ✓ 5 layers vs 3 double layers
 - Robustness (standalone tracking), low momentum vs high momentum,
 - New player: Stitching & bent sensors vs double sided approach
- ✓ Inner and outer radius are key factors

Being generic: ILC & FCC differences

- Beam structure: « continuous » vs trains
 - ✓ Power Pulsing: allows a factor $O(10)$ reduction in average power
 - ✓ ILC: However, avoiding PP is desirable (alignment)
- Beam pipe shape and material
 - ✓ ILC: $\sim 0.14\%$ X_0 for the beam pipe ($500 \mu\text{m}$)
 - ✓ FCCee: Sync. Radiations \Rightarrow Cooling of the beam pipe \Rightarrow higher Mat.Budget
 - $\Rightarrow 800$ (2 pipes) + 400 (water) $\sim 0.34\%$ X_0
 - $\Rightarrow + 5 \mu\text{m Au} = 0.15\%$ X_0
 - Smaller inner radius @ FCCee ?
- MDI:
 - ✓ CLD: Forward acceptance limited to 150 mradian (8.6°)
 - ✓ ILD: Forward acceptance (disks) $\sim 5^\circ$
- TeraZ vs Giga Z
 - ✓ Specific timing and impact parameter resolution ?
 - e.g. lower radius ?
- Magnetic field:
 - ✓ ILC: $3.5/4$ T ($R_{\text{max}} \sim 1.8\text{m}$)
 - ✓ CLIC: R_{max} (CLIC): 1.5m
 - ✓ FCC: 2 T max \Rightarrow compensate by larger level arm ($R_{\text{max}} \sim 2.15\text{m}$)

\Rightarrow Overall most of the R&D can be fruitfully made common





| "Technical" Start Date of Facility (This means, where the dates are not known, the earliest technically feasible start date is indicated - such that detector R&D readiness is not the delaying factor) | | | < 2030 | | | | | 2030-2035 | | | | | 2035 - 2040 | 2040-2045 | | > 2045 | | | | |
|---|---|----------------------|---|----------|------------------|---------------|--------------------------|-----------|---------------------------|--------------------------------|--------|--------|-------------------|-----------|--------------------|-------------------|--------|---------------|--------|--|
| | | | Panda 2025 | CBM 2025 | NA62/Klever 2025 | Belle II 2026 | ALICE LS 3 ¹⁾ | ALICE 3 | LHCb (≥LSA) ¹⁾ | ATLAS/CMS (≥LSA) ¹⁾ | EIC | LHeC | ILC ²⁾ | FCC-ee | CLIC ²⁾ | FCC-hh | FCC-eh | Muon Collider | | |
| Vertex Detector ³⁾ | MAPS Planar/3D/Passive CMOS LGADs | DRDT 3.1 DRDT 3.4 | Position precision σ_{hit} (μm) | ≈ 5 | | ≈ 5 | ≈ 3 | ≈ 3 | ≈ 10 | ≈ 15 | ≈ 3 | ≈ 5 | ≈ 3 | ≈ 3 | ≈ 3 | ≈ 7 | ≈ 5 | ≈ 5 | | |
| | | | X/X ₀ (%/layer) | ≈ 0.1 | ≈ 0.5 | ≈ 0.5 | ≈ 0.1 | ≈ 0.05 | ≈ 0.05 | ≈ 1 | | ≈ 0.05 | ≈ 0.1 | ≈ 0.05 | ≈ 0.05 | ≈ 0.2 | ≈ 1 | ≈ 0.1 | ≈ 0.2 | |
| | | | Power (mW/cm ²) | | ≈ 60 | | | ≈ 20 | ≈ 20 | | | | ≈ 20 | | ≈ 20 | ≈ 50 | | | | |
| | | | Rates (GHz/cm ²) | | ≈ 0.1 | ≈ 1 | ≈ 0.1 | | ≈ 0.1 | ≈ 6 | | ≈ 0.1 | ≈ 0.1 | ≈ 0.05 | ≈ 0.05 | ≈ 5 | ≈ 30 | ≈ 0.1 | | |
| | | DRDT 3.2 | Timing precision σ_t (ns) ⁵⁾ | 10 | | ≈ 0.05 | 100 | | 25 | ≈ 0.05 | ≈ 0.05 | 25 | 25 | 500 | 25 | ≈ 5 | ≈ 0.02 | 25 | ≈ 0.02 | |
| DRDT 3.3 | Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²) | | | | | | | ≈ 6 | ≈ 2 | | | | | | ≈ 10 ³ | | | | | |
| | | | Radiation tolerance TID (Grad) | | | | | ≈ 1 | ≈ 0.5 | | | | | | ≈ 30 | | | | | |
| Tracker ⁶⁾ | MAPS Planar/3D/Passive CMOS LGADs | DRDT 3.1 DRDT 3.4 | Position precision σ_{hit} (μm) | | | | | ≈ 6 | ≈ 5 | | ≈ 6 | ≈ 6 | ≈ 6 | ≈ 6 | ≈ 7 | ≈ 10 | ≈ 6 | | | |
| | | | X/X ₀ (%/layer) | | | | | | ≈ 1 | ≈ 1 | | ≈ 1 | ≈ 1 | ≈ 1 | ≈ 1 | ≈ 1 | ≈ 2 | ≈ 1 | | |
| | | | Power (mW/cm ²) | | | | | | ≈ 100 | ≈ 100 | | ≈ 100 | | ≈ 100 | ≈ 100 | ≈ 150 | | | | |
| | | | Rates (GHz/cm ²) | | | | | | | ≈ 0.16 | | | | | | | | | | |
| | | DRDT 3.2 | Timing precision σ_t (ns) ⁵⁾ | | | | | | 25 | ≈ 25 | | 25 | 25 | ≈ 0.1 | ≈ 0.1 | ≈ 0.1 | ≈ 0.02 | 25 | ≈ 0.02 | |
| DRDT 3.3 | Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²) | | | | | | | ≈ 0.3 | | | | | | | ≈ 1 | | | | | |
| | | | Radiation tolerance TID (Grad) | | | | | ≈ 0.25 | | | | | | | ≈ 1 | | | | | |
| Time of Flight ⁸⁾ | MAPS Planar/3D/Passive CMOS LGADs | DRDT 3.2 | Timing precision σ_t (ns) ⁵⁾ | | | ≈ 0.02 | | ≈ 0.02 | | ≈ 0.03 | ≈ 0.02 | ≈ 0.02 | | ≈ 0.01 | ≈ 0.01 | ≈ 0.02 | | | | |
| | | DRDT 3.3 | Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²) | | | | | | | | | | | | | ≈ 10 ³ | | | | |
| | | | Radiation tolerance TID (Grad) | | | | | | | | | | | | ≈ 30 | | | | | |