

IpGBT Project Status


Szymon Kulis, on behalf of the IpGBT team

27 September 2021

TWEPP2021 Optoelectronics User Group Meeting

Contact: <u>https://lpgbt-support.web.cern.ch/</u> or <u>lpgbt-support@cern.ch</u>

IpGBT architecture



https://lpgbt.web.cern.ch/lpgbt/v1/introduction.html

IpGBT team and contributors

IpGBT Design team

CERN, Geneva: Sophie Baron, Stefan Biereigel, Jose Fonseca, Rui Francisco, Iraklis Kremastiotis, Thanushan Kugathasan, Szymon Kulis, Pedro Leitao, Paulo Moreira, David Porret, Adithya Pulli, Ken Wyllie

AGH-UST, Cracow: Jakub Moroń, Krzysztof Swientek, Marek Idzik, Miroslaw Firlej, Tomasz Fiutowski

KU, Leuven: Bram Faes, Jeffrey Prinzie, Paul Leroux

FCT/UNL, Lisbon: João Carvalho, Nuno Paulino

SMU Physics, Dallas: Datao Gong, Di Guo, Dongxu Yang, Jingbo Ye, Quan Sun, Wei Zhou

SMU Electrical Engineering, Dallas: Ping Gui, Tao Zhang

IpGBT Test team


CERN, Geneva: Sophie Baron, Stefan Biereigel, Eduardo Brandao De Souza Mendes, Jose Fonseca, Nour Guettouche, Daniel Hernandez, Szymon Kulis, Pedro Leitao, Julian Mendez, Paulo Moreira, David Porret

Macrocell contributors

Czech Technical University, Prague: Miroslav Havranek, Tomas Benka


CERN, Geneva: Alessandro Caratelli, Iraklis Kremastiotis, Stefano Michelis

Timeline



IpGBTv0 prototype summary

- During the lpGBTv0 testing phase most of the design resources were put into testing:
 - The prototype was extensively tested during 2019
 - Analog and digital functionalities were successfully validated
 - Single-Event-Effect (SEE) tests and Total Ionizing Dose (TID) tests were performed
- Despite being fully functional, there were known shortcomings before submission (e.g. electromigration)
- Other issues were only identified during the TID and SEE radiation tests and this was the driver to respin the design



lpGBTv0 10.24 Gbps transmitter eye diagram; <20 ps jitter pk-pk

	Function		lpGE	3Tv0				lpGBTv1		
	runction	Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
	I2C Slave	1	 Image: A second s	1	!	~	1	4		
	IC channel	1	1	1	N/A	~	1	$\mathbf{\Sigma}$		
	EC port	1	 Image: A second s	1	N/A	~	1	$\mathbf{\Sigma}$		
ASIC	Brown-out detector	1	×	×	N/A	~	1	<u>_</u>		
Control	Configuration memory	1	 Image: A second s	1	×	~	1	$\mathbf{\Sigma}$		
	eFuses	1	1	×	N/A	~	1	$\mathbf{\Sigma}$		
	Startup & WatchDog	√	1	1	1	N	1	<u>_</u>		
	PowerOn Reset	1	1	1	1	N/A	1	$\mathbf{\Sigma}$		

Legend:

X

1

- ✓ Functionality/Performance good!
- Functionality/performance satisfactory but some aspects of it need improvement!
- Functionality/performance unsatisfactory and must be reviewed!
- N/A Does Not Apply or wasn't specifically tested.
- Addressed issue in the IpGBTv1
 - Work in progress
 - Work in progress (preliminary testing shows that the problems observed in IpGBTv0 were mitigated)

More complete list with issues description available on TWEPP2019 "The IpGBT: a radiation tolerant ASIC for Data, Timing, Trigger and Control Applications in HL-LHC" by Paulo Moreira https://indico.cern.ch/event/799025/contributions/3486153

	Function		IpGE	STv0				lpGBTv1		
	runction	Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
	I2C Slave	 Image: A second s	 Image: A second s	1	<u>!</u>	~	1	<u> </u>		
	IC channel	 Image: A second s	 Image: A second s	1	N/A	K	1	$\mathbf{\Sigma}$		
	EC port	1	1	1	N/A	~	1	\mathbf{Z}		
ASIC	Brown-out detector	1	×	×	N/A	~	1	4		
Control	Configuration memory	1	1	1	×	~	1	\mathbf{Z}		
	eFuses	1	1	×	N/A	~	1	$\mathbf{\Sigma}$		
	Startup & WatchDog	1	1	1	1	~	1	4		
	PowerOn Reset	 Image: A second s	1	1	1	N/A	1	$\mathbf{\Sigma}$		

12C Slave: A mistake prevented the I2C slave to be accessed once one of the triplicated A/B/C clocks were disabled. The I2C slave has been redesigned.

IC channel / EC port: SerialControl frame structure updated. Updated EC port to introduce multi-drop configuration and tri-state operation (1).

Sector: Circuitry was improved to reduce the comparator offset dispersion between the 3 BOD circuits.


Configuration memory: Changed the asynchronous set/reset load signals, which are susceptible to SET, to synchronous load signals.

• **eFuses:** Instead of redesigning the eFuse block we have redesigned the power-up state machine to include a predefined Read-Only-Memory (ROM) and Cyclic-Redundancy-Check (CRC) (more on the next slide)

Startup & WatchDog: Updated the power-up state machine to include the ROM and CRC

ROM and CRC on the power-up state machine

- **BOOTCONF[1:0]** pins (replacing VCObypass and SC_I2C) control the chip is initialization.
 - **ROM start-up**: the basic functions are initialized to default values letting the chip ready for detailed configuration via the IC-channel, the EC-port or I2C-port.
 - **Fuse start-up**: a CRC checksum is ۲ used to verify if the fuses have been correctly read. In case of 256 consecutive failures, the chip switches to ROM start-up.



E.	Inction		lpGE	3Tv0				lpGBTv1		
	inction	Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
	TX datapath @ 5.12 Gbps	 Image: A second s	1	1	1	N/A	1	1		
HS Transmitter	TX datapath @ 10.24 Gbps	 Image: A second s	1	1	1	N/A	1	1		
	PRBS Generators	 Image: A second s	1	1	N/A	N/A	1	 Image: A second s		
	HS data loopback	 Image: A second s	1	N/A	N/A	N/A	$\mathbf{\Sigma}$	\mathbf{X}		
	Equalizer	 Image: A second s	1	1	1	N/A	1	$\mathbf{\Sigma}$		
	Frame Aligner	 Image: A second s	ļ	1	1	N	1	\mathbf{X}		
HS Receiver	Rx datapath @ 2.56 Gbps	v	1	1	1	N/A	1	X		
	Eye Opening Monitor	1	1	N/A	N/A	N/A	1	1		
	PRBS Checkers	1	1	N/A	N/A	N/A	 Image: A second s	1		

Frame Aligner: The 2.56 Gbps frame-aligner state-machine was redesigned to be more robust against unlock situations with a faster locking time.

	Function		lpGE	BTv0				lpGBTv1		
	runction	Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
	Deserializer	 Image: A second s	 Image: A second s	<u>!</u>	1	~	1	1		
	Phase-Aligner	1	1	1	1	~	1	1		
ePortRx	PRBS Checkers	1	1	N/A	N/A	N/A	1	1		
	eRx	1	1	1	1	N/A	1	1		
	eRx+equalization	1	1	1	1	N/A	1	$\mathbf{\Sigma}$		
	Serializer	1	1	1	1	N/A	1	1		
	PRBS Generators	1	1	N/A	N/A	N/A	1	1		
ePortTx	Mirror function	1	1	1	1	N/A	1	1		
	eTx	1	1	1	1	~	1	<u>_</u>		
	eTx+pre-emphasis	1	1	1	1	~	1	<u>_</u>		

• ePortRx's deserializer and phase-Aligner: The circuit's performance showed to be marginal within the TID specification by having non-reliable data transmission at higher TID for 1.28 Gbps. The circuitry was improved by increasing the timing slack to accommodate TID induced degradation.

eTx: The circuit's performance has been improved as part of the overall effort to decrease the deterministic jitter

	Function		IpGE	BTv0				lpGBTv1		
		Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
	I2C master (x3)	!	<u>!</u>	. I	N/A	N	1	<u>_</u>		
	GPIO	\checkmark	\checkmark	1	 Image: A second s	N/A	1	 Image: A second s		
	ResetOut	\checkmark	\checkmark	\checkmark	 Image: A second s	N/A	1	 Image: A second s		
Experimental control and	Reference voltage	√	1	!	N/A	N	1	4		
monitoring	Temperature sensor	1	 Image: A second s	1	N/A	N/A	1	\mathbf{Z}		
	8[12]-bit Voltage DAC	1	 Image: A second s	1	N/A	N/A	1	$\mathbf{\Sigma}$		
	8-bit Current DAC	1		1	N/A	N/A	1	X		
	10-bit ADC	1	1	1	N/A	<u> </u>	1	<u>_</u>		

12C masters: The I2C masters typical yield for IpGBTv0 was of 43%. This was due to a timing constraint which is now corrected.


Reference voltage: The circuit's tuning range was optimized.


ADC: The circuit's performance was optimized to improve the linearity and increase ENOB.

IpGBTv1 ADC and VREF performance

ADC Linearity measurement

Reference voltage tuning





	Function		IpGBT	/0				pGBTv1		
	T directori	Functionality	Performance	TID	SEU	Changes	Functionality	Performance	TID	SEU
Process	Ring oscillator (x4)	 Image: A second s	 Image: A second s	1	N/A	N/A	1	$\mathbf{\Sigma}$		
Monitor and	SEU Monitoring Memory	1	 Image: A second s	N/A	1	N/A	1	$\mathbf{\Sigma}$		
Testing	TMR Testing	!	N/A	N/A	N/A	<u> </u>	1	4		
Power	1.2V (+/- 10%)	 Image: A second s	 Image: A second s	1	√	N/A	1	$\mathbf{\Sigma}$		
	eClocks	 Image: A second s	!	ļ	√	N	1	-		
Clock	phaseShifter	 Image: A second s	!	ļ	√	~	1	-		
Performance	PLL Clock Performance	1	 Image: A second s	1	l.	<u> </u>	1	4		
	CDR Clock Performance	√	 Image: A second s	1		<u> </u>	1	-		

TMR testing: The I2C slave prevented the test of this feature.


CDR/PLL Clock performance: The feedback loop showed to be sensitive to SEE causing phase jumps in the 200 ps range (more in the next slides).

Clocks and phaseShifter clock Performance: The lpGBTv0 suffers from deterministic jitter which relates to the 40 MHz activity in the chip (more in the next slides).

PLL and CDR Clock SEU Performance

Two error mechanisms in the PLL/CDR were identified during SEE testing.

- 1. In receiver/transceiver/transmitter mode:
 - 200 ps phase jumps in the output clocks which could cause data transmission errors
 - Traced to the non-triplicated clock buffers
 - They have been triplicated in the lpGBTv1



For more details please see: Stefan Biereigel et al. *"The lpGBT PLL and CDR Architecture, Performance and SEE Robustness"* at <u>https://indico.cern.ch/event/799025/contributions/3486152</u>


PLL and CDR Clock SEU Performance

2. Transmitter mode only (PLL mode):

- Up to 400 ps phase transients on the output clocks present in Heavy Ion experiment (might be not representative for LHC environment)
- Peak phase error depends on the PLL loop settings and LET
- Hypothesis: charge deposited in the dielectrics surrounding the inductor
- Detailed characterization of this effect was performed for lpGBTv0
- No mitigation was introduced for lpGBTv1
- This effect does not affect data transmission
- For timing detectors, it is recommended to use the IpGBT in transceiver or receiver modes

For more details please see: Stefan Biereigel et al. *"Single-Event Effect Responses of Integrated Planar Inductors in 65 nm CMOS"* in review.

Distribution of the peak clock phase error stimulated by heavy ion (lpGBTv0).



lpGBTv1 eclock performance

eclock operating at 1.28 GHz



Deterministic component repeats with the 40 MHz clock in the IpGBT

- All IpGBTv1 features (tested so far) appear functional
 - Data transmission
 - high speed links (various data rates, FEC modes)
 - electrical links (various data rates)
 - Start up methods (fuses, ROM)
 - Configuration methods (I2C, IC, EC)
 - GPIO, reset out
 - Data generators and checkers
- The performance of all modified blocks seem to be improved
 - Deterministic jitter, eTx, brown-out detector, ADC, Vref generator, eTx
- Systematic characterization is starting (various power supplies, climatic chamber)
- TID and SEE campaigns needed to fully qualify the chip

Main changes from the user point of view

- Pin changes:
 - SLSDA, SLSCL and RSTN have internal pull-up instead of pull-down
 - M[2:0]SDA, M[2:0]SCL I2C master pins have internal pull-ups instead of pull-down
 - TSTCLKINN and TSTCLKINP have been renamed to RSV0 and RSV1 (not used)
 - VCOBYPASS replaced by BOOTCNF0
 - SC_I2C replaced by BOOTCNF1
 - **STATEOVRD** replaced by **EDINECTERM** (enables termination of EC port)
- Configuration block and power-up state machine redesigned:
 - Addition of Read Only Memory (ROM)
 - Addition of Cyclic Redundancy Check (CRC)
 - Register map has been extended and various fields and bits were moved around.
- Multi-drop communication over EC-channel bus
- Serial Control (IC/EC) channel frame structure updated

IpGBT Manual(s)

- Both manuals for v0 and v1 are available: <u>https://cern.ch/lpgbt</u>
 - IpGBTv0 manual will be phased-out once the IpGBTv1 becomes available
 - IpGBTv1 manual is regularly updated




lpgbt_control_lib

- A python library that unifies the configuration and control of the lpGBT ASIC
 - Could be used as a reference for non-python developments
- Implements access methods ("drivers") for all the IpGBT components
- All configuration interfaces (I2C, EC, IC) of the chip are conceptually supported
 - The implementation of these low-level protocols is to be performed by the library user (examples provided)
- Used by the IpGBT team for functional testing, characterization and production testing
- Contains built-in documentation
- Compatible with lpGBTv0 and lpGBTv1
 - Differences between two versions are "hidden" from the user behind unified interface
 - The lpGBTv1 support is being debugged now, a stable release is expected by the time chips are distributed to the users
- Available at: https://gitlab.cern.ch/lpgbt/lpgbt_control_lib

VLDB+

VLDB+ v2:


- All known issues from VLDB+ v1 successfully addressed
 - Improved high frequency signals integrity
- Compatible with lpGBTv1
- Almost 40 VLDB+ delivered to users (between VLDB+ V1 and V2 with lpGBTv0)
- 50 VLDB+ v2 PCBs are ready. Will be assembled as soon as first lpGBTv1 chips are available



Website/manual/orders: https://vldbplus.web.cern.ch

piGBT

- Interfaces with the lpGBT to:
 - Control the chip
 - Program the eFuses
- Implements a "web server" and control is done through a web browser
- Knows how the registers relate to each other and to the modes of operation, preventing the user from doing configuration mistakes
- 40 toolkits delivered to users
- Software V1.3 under development
 - Will use lpgbt_control_lib (for lpGBTv1 support)
 - Will improve the user interface
- Website and manual:
 - <u>https://pigbt.web.cern.ch</u>



Virtual tour available at: https://pigbt.web.cern.ch/

	Chip I	Mode 🕜		
	⊘ OFF	🙃 TX	O RX	● TRX
LpGBT Mode	0.011			
LpGB1 Mode		ter mode (2	

Package contents:

1 Raspberry Pi 4 1 Translator board V2b 1 Raspberry PI to LpGBT ribbon cable

Production testing

- The production testing of lpGBTv1 will be done by a subcontractor
- The final hardware is in fabrication
- List of the lpGBT features covered:
 - Uplink and downlink data path at all data rates
 - All eport (rx & tx) data rates exercised
 - All eport clk and phase shifter frequencies exercised
 - Analog peripheral (DAC, ADC, VREF)
 - Calibration will be performed at two temperatures (room temperature and -30C) and results will be stored in efuses
 - Various configuration modes:
 - I2C port
 - IC channel
 - EC channel
 - I2C masters
 - GPIO, POR, BOD and the process monitor oscillators

For more details please see: Nour El Houda Guettouche et al. "The lpGBT production testing system" at <u>https://indico.cern.ch/event/1019078/contributions/4444294/</u>

IpGBT schedule and availability

- IpGBTv0: 850 chips distributed (no chips left!)
- lpGBTv1:
 - Submission: 10 March 2021
 - Prototypes @ CERN: 14 September 2021
 - Functional testing: 14 September 2021 ... (no problems found so far)
 - Detailed characterization: October 2021
 - In house testing of small quantity of chips:
 - A few hundreds chips available to users
 - Only for early adopters (e.g. will not contain full calibration data, no XRAY/SEE results available, etc.)
 - X-ray and SEE testing: end of November 2021
 - (pre)production testing at subcontractor: **December 2021**
 - ~6k chips available to users: Q1 2022 (?)
 - Additional **12k** chips in pipeline waiting for confirmation from tests
 - Wafer production start: **December 2021** *) *) providing that functional, XRAY,SEE, and (pre)production testing does not reveal any problems
 - Assuming foundry delivery times from the pre-crisis era, production complete in **Q4 2022**. But the foundry has already announced wafer shortage in 2022, so delays are highly likely.
- To keep up to date with the project schedule refer to <u>https://ep-ese.web.cern.ch/content/lpgbt-vl-dcdc-schedule</u>

Please inform your electronics coordinator of your lpGBTv1 needs (date and quantity) for 2021/2022 as soon as possible