RD50 CMOS Meeting

Nissar Karim 16/09/2021





Agendas

- TestStructure with Capacitor Measurement Circuit
- NMOS Trim DAC Variations
 - NMOS Trim DAC TUNE_IN + TUNE_TH
 - NMOS Trim DAC TUNE_IN
 - NMOS Trim DAC TUNE_TH






TestStructure with Capacitor Measurement Circuit






Theory from Literature




$$C_{\text{DUT}} = \frac{(I_1 - I_2)}{V_{\text{dd}} \cdot f}.$$




- 1. Zhu, D., Mo, J., Xu, S., Shang, Y., Wang, Z., Huang, Z., & Yu, F. (2016). A new capacitance-to-frequency converter for on-chip capacitance measurement and calibration in CMOS technology. Journal of Electronic Testing, 32(3), 393-397.
- 2. Chang, Y. W., Chang, H. W., Lu, T. C., King, Y. C., Ting, W., Ku, J., & Lu, C. Y. (2006). Interconnect capacitance characterization using charge-injection-induced error-free (CIEF) charge-based capacitance measurement (CBCM). IEEE transactions on semiconductor manufacturing, 19(1), 50-56.
- 3. Chen, J. C., McGaughy, B. W., Sylvester, D., & Hu, C. (1996, December). An on-chip, attofarad interconnect charge-based capacitance measurement (CBCM) technique. In International Electron Devices Meeting. Technical Digest (pp. 69-72). IEEE.

Schematic & Simulation Waveforms



HV(V) vs. Capacitance of the NWELL




Note: The area corresponds to ddnwsub






Verifications



With PAD Connections







NMOS Trim DAC Variations








NMOS TRIM-DAC Cell with only TUNE_IN & TUNE_TH (LAYOUT)







NMOS TRIM-DAC Cell with only TUNE_TH

offset • 1.8 1.8 1.8 1.8

875.0

885.0

895.0


Vin (m)

905.0

915.0

925.0 930.0

⊕ /TUNE_TH




1.799999998


875.0

895.0

Vin (m)

AtlasPix






The inverted gate input/SELB is taken out. Which means TUNE_TH is used only.

THANK YOU



H35DEMO



TUNE_IN is used here since OUT is from SELB.