




Science & Technology  
Facilities Council



Carleton  
UNIVERSITY



Jožef Stefan  
Institute  
Ljubljana, Slovenia



中国科学院高能物理研究所  
*Institute of High Energy Physics*  
*Chinese Academy of Sciences*



UNIVERSITY OF  
BIRMINGHAM



# Radiation damage investigation of epitaxial p-type silicon using Schottky and pn-junction diodes

---

E. GIULIO VILLANI, CHRISTOPH KLEIN, THOMAS KOFFAS, ROBERT VANDUSEN, GARRY TARR, ANGELA MCCORMICK, PHILIP PATRICK ALLPORT, LAURA GONELLA, IOANNIS KOPSALIS, IGOR MANDIC, FERGUS WILSON, YEBO CHEN, PEILIAN LIU

39<sup>TH</sup> RD50 WORKSHOP, 17-19 NOVEMBER 2021



# Schottky Project description and goals

---

- What:

- fabricate Schottky and n<sup>+</sup>p diodes on p-type epitaxial (50μm thick) silicon wafers
- doping concentrations as they are normally found in CMOS MAPS devices

- Why:

- investigate and gain a deeper understanding of radiation bulk damage in CMOS sensors.
- develop reliable damage models that can be implemented in TCAD device simulators (Synopsys or Silvaco)

- How:



- purchase of 6-inch wafers at five B-doped epitaxial levels ( $10^{13}$ ,  $10^{14}$ ,  $10^{15}$ ,  $10^{16}$  and  $10^{17}$  cm<sup>-3</sup>) 25x each, total **125 wafers**
- fabrication process has started both at ITAC (RAL) and Carleton University Microfabrication Facility (CUMFF).
- tests will be carried out at RAL, Carleton, Birmingham, JSI, IHEP



# Design and layout of devices

## 5 type of devices proposed:

- **#1:** 2 mm  $\varnothing$  cathode with 0.4 mm  $\varnothing$  central hole, 10 x 10 mm<sup>2</sup> area
- **#2:** 1 mm  $\varnothing$  cathode, 0.2 mm  $\varnothing$  central hole, 5 x 5 mm<sup>2</sup>
- **#3:** 0.5 mm  $\varnothing$  cathode, no central hole, 2.5 x 2.5 mm<sup>2</sup>
- **#4:** 0.1 mm  $\varnothing$  cathode, no central hole, 0.5 x 0.5 mm<sup>2</sup>
- 'cell' with the previous 3 flavors (2,3,4) grouped together, to exploit wafer uniformity on small area
- **#5:** 6 TLM points for contact and epi resistance
- 2 masks only (metal and oxide)
- detailed description during the [35th RD50 workshop](#)





# Fabrication details & comparison

## RAL-ITAC

- Schottky fabrication process only, optimised on test wafers
- oxide deposition @150°C
- Al sputtering immediately after etching (no thin SiO<sub>2</sub> layer)
- Al lift off in Acetone ultrasonic tank



## CUMFF

- pn-junction and Schottky processes, optimised on test wafers
- 6" substrate wafers laser cut into 4" or 6" wafer pieces
- high temperature thermal oxidation
- Al front metal thermal deposition, back Al via e-beam evaporation
- front metal patterning + etching

full details of fabrication processes in [E.G. Villani's talk from the 36<sup>th</sup> RD50 Workshop](#)




# Fabrication status update (since last workshop)

## CUMFF

- new masks made, including isolated MOS gate GR variation for all device types + optional p-stop
- after initial success in reducing leakage current in high-resistivity wafers (see [last workshop](#))
- 2x ¼ 1e16 wafers + 2x full 4" 1e13 wafers; one for each doping concentration as standard pn-junctions or pn + additional p-stop


## RAL

- 5x full 6" Schottky wafers (3x 1e13; 1x 1e14, 1x 1e15)



Device Size

p-stop Indicator



Device ID:

isolated GR

CV  
(metal fully isolated)

regular GR




# Fabrication status update (since last workshop)

## CUMFF

- new masks made, including isolated MOS gate GR variation for all device types + optional p-stop
- after initial success in reducing leakage current in high-resistivity wafers (see [last workshop](#))
- 2x  $\frac{1}{4}$  1e16 wafers + 2x full 4" 1e13 wafers; one for each doping concentration as standard pn-junctions or pn + additional p-stop



## RAL

- 5x full 6" Schottky wafers (3x 1e13; 1x 1e14, 1x 1e15)





# IV measurements: CUMFF pn-junctions (regular GR, floating)




- current can vary by large margin on same wafer
- very low initial current often seen
- no hard breakdowns observed; gradual increase in current
- leakage current at much lower levels compared to first iterations
- effect of different GR flavours and p-stop will be investigated in coming weeks



- high leakage current even at low bias voltages
  - no 'plateau', current keeps increasing
- smaller structures often have inconsistent IV curves
- first fabrication on low-resistivity wafer, improvements in future iterations




# IV measurements: RAL Schottky 1e13 vs. 1e15



1e13 wafer



1e15 wafer









- reverse bias IV similar in all runs, slightly lower leakage in the two latest runs
  - breakdown voltage > 700V
- forward bias shows very different characteristics

- expected lower leakage in reverse bias, with lower BV
- measured BV is high for this doping
- forward bias ~linear



T = 21°C  
 f = 100kHz  
 V<sub>AC</sub> = 30mV

# CV measurements: RAL 1e13 Schottky



V<sub>d</sub> 1.716  
 φ<sub>b</sub> 2.134 (?)

V<sub>d</sub> 1.343  
 φ<sub>b</sub> 1.739 (?)

Φ(Al) = 4.1 [eV]  
 χ(Si) = 4.05 [eV]

$$\phi_b = 1.16 - (4.1 - 4.05) = 1.11 \text{ (ideal case)}$$



φ<sub>b</sub> from CV too high – needs further investigation (TCAD)



# CV measurements: RAL 1e15 Schottky

T = 21°C  
f = 100kHz  
V<sub>AC</sub> = 30mV



- 2 HR wafers show doping as expected
  - CV plot not really well described by 1/√V fit
  - barrier height estimate from CV too high
  - estimate from IV in progress
- devices on 1e15 wafer so far show very good 1/√V Cap dependence
  - doping as expected
  - barrier height clearly too high



◇ Doping [1/cm<sup>3</sup>] ◇ Resistivity [Ω]

$\Phi(\text{Al}) = 4.1 \text{ [eV]}$   
 $\chi(\text{Si}) = 4.05 \text{ [eV]}$   
 $\Phi_b = 1.16 - (4.1 - 4.05)$   
 $= 1.11 \text{ (ideal case)}$   
 $\Phi_b$  from CV too high – needs further investigation (TCAD)

V<sub>d</sub> 2.328  
 $\Phi_b$  2.646 (?)





# Summary & outlook

---

- testing has proceeded successfully after shutdown periods last year
- TCAD simulations of Schottky diodes ongoing
  - need to improve breakdown voltage simulation
- fabrication efforts at RAL and CUMFF has ramped up
  - new mask design at CUMFF proves adaptability of fabrication process to findings

## Outlook:

- charge collection measurements at RAL
- DLTS + TAS measurements at Carleton
- proton irradiations at Birmingham, neutron irradiations at Ljubljana


# Backup

---



# Reducing leakage current: MOS gate guard ring structure

- some diode runs on  $1e13 \text{ cm}^{-3}$  wafer had high leakage currents
- tests showed that cause was formation of electron inversion layer
- expected typical behaviour after radiation damage in oxide
  - outlook to actual behaviour **after irradiation**
- mitigate by modifying the masks to isolate GR on oxide
- apply low negative V to gated GR
  - accumulation layer formation in interface
  - limit inversion layer




solve this issue **now**

⇒ improve performance of irradiated devices **later**



# Reducing leakage current: MOS gate guard ring structure

- gated GR yielded expected results
- high leakage fully mitigated for  $V_{GR} < -10V$ 
  - depending on oxide thickness
- devices even showed 'memory effect'
  - stable-ish charge traps in interface
  - further improvements during repeated scans
- try p-stop for comparison and more consistent (?) performance
- looking forward to effects on irradiated devices







# Schottky barrier height

- Schottky barrier derived from CV measurement
- measured depletion voltage + depth:

	Layout #1 (2mm)	Layout #2 (1mm)
$V_{dep}$	7.715 V	4.03 V
$D_{dep}$	40.77 $\mu\text{m}$	36.17 $\mu\text{m}$

- diffusion potential inferred from the intercept of  $C^{-2}$  with the V axis using  $V_{dep}$

$$V_d^{2mm} = 0.3343 \text{ V}$$




$$V_d^{1mm} = 0.3719 \text{ V}$$

- barrier height calculated from:

$$\phi_{bp}^{2mm} = 0.719 \text{ V}$$

$$\phi_{bp}^{1mm} = 0.756 \text{ V}$$

$$\phi_b = \underset{\substack{\uparrow \\ \text{from } 1/C^2 \\ \text{intercept}}}{V_d} + \frac{K \cdot T}{e} \cdot \left( \underset{\substack{\uparrow \\ \text{from C-V}}}{\ln\left(\frac{N_V}{N_A}\right) + 1} \right) - \underset{\substack{\uparrow \\ \text{barrier lowering} \\ \text{(fwd only)}}}{\Delta\phi}$$






# Schottky barrier in TCAD

- experimental data of barrier height vs. metal workfunction for n-type Si


Metal	Si	Ge	GaAs
Al	0.58	0.48	-
Ag	0.54	0.50	0.63
Au	0.34	0.30	0.42
Ti	0.61	0.48	-
Hf	0.54	-	0.68
Ni	0.51	-	-
Pt	0.20	-	-

➤ assuming ~ the same for p-type

- $\phi_{bp} \sim 0.50-0.58$  eV reported in literature





band diagram



$CNL = 5.3$  [eV]  
 $D = 1.5e - 7$  [cm]  
 $N_{int} = 2.05e13$  [cm - 2eV - 1]



# TCAD: SiO<sub>2</sub> traps



Interface Defect	Level	Concentration	$\sigma$
Acceptor	$E_C - 0.4$ eV	40% of acceptor $N_{IT}$ ( $N_{IT} = 0.85 \cdot N_{OX}$ )	0.07 eV
Acceptor	$E_C - 0.6$ eV	60% of acceptor $N_{IT}$ ( $N_{IT} = 0.85 \cdot N_{OX}$ )	0.07 eV
Donor	$E_V + 0.7$ eV	100% of donor $N_{IT}$ ( $N_{IT} = 0.85 \cdot N_{OX}$ )	0.07 eV

*\* Effects of Interface Donor Trap States on Isolation Properties of Detectors Operating at High-Luminosity LHC, DOI: 10.1109/TNS.2017.2709815*

Fixed oxide-charge (**Oxch**) density and interface traps (**Oxint**) included Interface traps distributed among 3 energy levels, Gaussian,  $\sigma = 70$ meV Ratio Oxint/Oxch  $\sim 0.9$

The presence of SiO<sub>2</sub>- Si interface states affects leakage current between Cath and GR




# DLTS measurements: pn-junction diode @Semetrol

DLTS spectrum:

- 2 maxima
- analysis with Gaussian deconvolution  
⇒ peaks contain 2 traps each

trap params from Arrhenius plot:

Midpoint temp (K)	$E_t$ (eV)	Sigma ( $\text{cm}^2$ )	$N_t/N_s$
170.6	0.293	$7.6\text{E-}16$	$9.7\text{E-}3$
182.8	0.310	$7.0\text{E-}16$	$2.1\text{E-}2$
241.8	0.430	$1.0\text{E-}15$	$7.6\text{E-}4$
258.5	0.536	$3.2\text{E-}14$	$3.5\text{E-}3$






# DLTS measurements: Schottky diode @Bucharest

DLTS spectrum:

- 3 maxima from hole traps
- 1 minimum, most likely from surface/interface states

trap parameters ( $V_{bias}=+5V$ ;  $V_f=+1V$ ):

Defect	Temp (K)	$E_a$ (eV)	$\Sigma$ (cm <sup>2</sup> )	Defect concentration (cm <sup>-3</sup> )
H47	47	0.069	6.87E-17	2.49E10
H158	158	0.294	4.35E-16	9.32E11
Z197	197	0.439	1.85E-14	2.90E11
H285	285	0.611	3.76E-15	1.32E11






# DLTS measurements: Schottky diode @Semetrol

DLTS spectrum:

- peak with 2 majority carrier traps
- 'minority' carrier trap  
⇒ vanishes for reduced + shorter filling pulse  
⇒ surface/interface states likely
- large majority carrier trap for larger filling pulses at room temperature

Midpoint temp (K)	$E_t$ (eV)	Sigma (cm <sup>2</sup> )	$N_t/N_s$
170	0.312	5.5E-15	7.8E-3
180	0.294	3.3E-16	2.2E-2






# Thermal Admittance Spectroscopy (TAS)

- samples characterized with other spectroscopic techniques @Semetrol (DDLTS, IDLTS, IVT, PICTS, TAS)

## TAS:

- measure capacitance  $C$  and conductance  $G$  as function of frequency and temperature
- defect contribution to  $C/G$  depending on test signal frequency and temperature
- steps in  $C$  or peak in  $G$  for thresholds
- steady-state measurement
- applicable for low-doped or high-resistivity materials, complements DLTS





# Thermal Admittance Spectroscopy (TAS)

TAS analysis:

- higher trap energy in Schottky for similar peak
- second Schottky trap near mid-gap
- energy shift at different test voltages
  - field dependence of trap energy
  - might explain difference between Schottky and pn-junction (higher E-fields in pn diode)

Sample	$V_{\text{bias}}$	$E_t$ (eV)	$\sigma$ (cm <sup>2</sup> )
PN	-1V	0.384	1.1E-16
Schottky	-1V	0.498	1.6E-14
Schottky	-2V	0.467	3.0E-15
Schottky	-1V	0.664	3.5E-13
Schottky	-2V	0.614	3.7E-14

