

Integration of the **FMVWG** (Formal Methods and Verification WG) and the **RASWG** (Reliability and Availability Studies WG)

Borja Fernandez Adiego
Jean-Charles Tournier
Enrique Blanco Viñuela
Ignacio David López Miguel
(BE-ICS)

Context - Failure categories

RAS WG

1. Random Hardware Failures

- From degradation mechanism

Stochastic
methods

Measures to combat the hardware random failures (e.g. RBD, FTA, etc.)

2. Systematic Failures

- Incorrect **specification/design**
- Human errors
- **Software** errors
- Maintenance and modifications
-

Deterministic
methods

Measures to combat the systematic failures (e.g. **formal specification, formal verification**, (functional) testing, etc.)


FMV WG

All types of failures have an impact on the **reliability** and **availability** of the global system

FMVWG potential scope

- ❑ Focus on **some** of the **systematic failures** (i.e. **software, design/specification**, etc.)
- ❑ By applying **formal methods** techniques to **specification** and **verification**
- ❑ <https://readthedocs.web.cern.ch/pages/viewpage.action?spaceKey=FMVWG&title=Formal+methods+and+verification+working+group+Home>

FMVWG potential scope



FMVWG topics (some examples)

- ❑ **PLC** programs formal verification
- ❑ **SystemVerilog** formal verification
- ❑ **C++** formal verification (e.g. FESA user code)
- ❑ Formal specification for **PLC** programs
- ❑ **SystemVerilog** assertions
- ❑ ...




Formal verification

Formal specification

Introduction to model checking

Given a **global model** of the system and a **formal property**, the **model checking algorithm checks exhaustively** that the model meets the property

Clarke and Emerson (1982) and Queille and Sifakis (1982)




PLCverif methodology

PLCverif

PLC programs

```
FUNCTION_BLOCK FB100
VAR_INPUT
  a : BOOL;
END_VAR
VAR_TEMP
  b : BOOL;
END_VAR
VAR
  c : BOOL;
END_VAR
BEGIN
  b := NOT a;
  c := b;
END_FUNCTION_BLOCK
```

```
DATA_BLOCK DB1 FB100
BEGIN
END_DATA_BLOCK
```



Requirements

If **Output1** is FALSE
then **Output2** is TRUE

Intermediate Model

Control Flow
Automata

Formalized
requirements

$AG (!Output1 \rightarrow Output2)$

Model checking algorithms



CBMC

 **theta**

...



PLCverif usage

The image displays three overlapping screenshots of the PLCverif IDE interface, illustrating the workflow from project setup to verification results.

Left Screenshot (Project Explorer): Shows the 'BEseminar' project structure. The 'verificationCase.vc3' file is selected under the 'src-gen' folder. The 'Outline' panel at the bottom indicates 'An outline is not available.'

Middle Screenshot (Verification Case Details): Displays the 'verificationCase.vc3' details. The 'Result' is 'Violated' (highlighted in red). The 'Verification backend' is 'NusmvBackend (nuxmv-Classic-dynamic-df)'. The 'Total run time' is 328 ms and the 'Backend run time' is 62 ms.

Right Screenshot (Verification Report): Shows the 'verificationCase verification report.html'. The 'Result' is 'Violated'. The 'Verification backend' is 'NusmvBackend (nuxmv-Classic-dynamic-df)'. The 'Total run time' is 355 ms and the 'Backend run time' is 82 ms. A red circle highlights the 'Verification backend' and 'Backend run time' fields.

Counterexample Table:

| | Variable | End of Cycle 1 |
|-----------------------|----------|----------------|
| OUTPUT INT | DB1.out | 10 |
| OUTPUT INT | DB2.out | -10 |
| INPUT bool | IX0.0 | true |
| OUTPUT unsigned int16 | QW0 | 0 |

The status bar at the bottom indicates 'Verification job (Finished at 11:58)' and '309M of 347M'.

FMVWG and RASWG integration

- ❑ **Common goal – improve reliability and availability** of our systems
- ❑ Many **benefits**:
 - Maximum **visibility**
 - Join forces and avoid duplication of efforts
 - Collaboration between groups
 - Etc.
- ❑ **Challenges**:
 - RASWG scope is (already) very large
 - Formal methods domain is also very large
 - Different methods
 - Different target (systematic vs hardware random failure detection)
- ❑ **Concerns**:
 - Dilution of formal methods topics in the RASWG agenda (ideally we would like to have a significant number of dedicated meetings/presentations)