

Simulation & Formal Property Verification Application to complex highly-parametrizable, continuously operating PLDs

Hamza Boukabache, Katharina Ceesay-Seitz, Jonas Bodingbauer

Why do we need functional verification

"Does this design do what is intended to do?"

Goal:

Find **systematic** failures

Methods:

Simulation, Formal, Emulation and Prototyping

However:


No one of these methods can be used to completely verify an entire design or chip

- Formal, Simulation/Emulation and Prototyping complement each others
- Formal will find bugs that are missed by simulation and vise versa They work very much together





What is Formal Verification? How does it work?







Is Formal Verification easy to use?



pMatOut1: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrixEval (Out1 == outputsxDO[0]))); pMatOut2: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrixEval (Out2 == outputsxDO[1]))); pMatOut3: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrixEval (Out3 == outputsxDO[2]))); pMatOut4: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrixEval (Out4 == outputsxDO[3]))); pMatAu1: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI) |-> (##`nrCMatrixEval AU1 == AUxDO[0])); pMatAu2: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI) | -> (##`nrCMatrixEval AU2 == AUxDO[1]));

pMatAu3: assert property (@(posedge clk)\$rose(startMatrixEvaluationxDI) | -> (##`nrCMatrixEval AU3 == AUxDO[2]));

Results for every property


- Proof for the assertion
- Counter-Example
- Inconclusive proof

Property Summary	Count
Assumed	18
Proven	46
Covered	8
Inconclusive	0
Fired	0
Uncoverable	0
Total	72







Simulation or formal?



Floor planning of CROME FPGA



ACCURATE 2 ASIC












Simulation based verification

As the simulation progress:

→ Every clock cycle the number of states explodes








Simulation based verification

As the simulation progress:

- → Every clock cycle the number of states explodes
- → We progress through a specific path among the huge number of states in the state space








Simulation based verification

Golden Path 2

Golden Path 1

where our design would work (with no assertion violation)








Simulation enumerate one state every cycle




Subject to time explosion





The formal tool will not list all the states of our design

→ It will instead represent the state of our design with a mathematical formalism








Introduction Simulation vs Formal Our Methodologies

Formal Verification

States are represented symbolically

We define a target state

→ We try to demonstrate that this target state can be reached







Conclusion


Our Methodologies Simulation vs Formal

Formal Verification

States are represented symbolically

We define a target state


- → We try to demonstrate that this target state can be reached
- → We try to find a sequence that will fire the assertion







Formal Verification



Golden Area






Formal Verification


States are represented symbolically

Formal suffers from state space explosion















Our UVM (Universal Verification Methodology) Test Bench








Our Co-Simulation environment



PS

PL








Verification examples

Introduction








CPLD

Verification examples



With a Reference model in SystemVerilog

(Only constraint: parameters do not change during 4 cycles of formula evaluation)

→ 46 properties proven in 33 seconds (estimated simulation time: 8*10¹³⁷ years)

Fault: In one particular configuration **radiation dose alert** was not triggered due to a wrong VHDL vector range





CPLD

Verification examples

Exhaustively Proved radiation dose alarm generation

Findings:


Undocumented design decision

- → Fault in rounding mechanism only if internal result was negative
- → Scenario not covered by simulation (400000 stimuli applied)

Fault that would happen after 7 years of continuous operation

- → Found after 1 second with formal
- → Would require > 7 years of simulation

CROME Bulk - Wall-Mounted Version







Co-simulation of a custom Linux distribution running user space apps, communicating with FPGA

```
Questa Sim-64 2021.3
2021-09-07:13:46:06.592: TID 3069267984 - Output Hardware Loop]
                                                                    src/hw loop.c:298:runHW
                                                                                            File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
.oop(): Survived to here 5
2021-09-07:13:46:06.594: TID 3069267984 - Output Hardware Loop]
                                                                    src/hw loop.c:321:runHW
oop(): Survived to here 5.5
2021-09-07:13:46:06.594: TID 3069267984 - Output Net Loop]
visionLoop(): Recieve network hwloop
2021-09-07:13:46:06.594: TID 3069267984 - Output Net Loop]
visionLoop(): Polling hwloop
                                                                    src/hw loop.c:344:runHW
                                                                                                          B 12 - ↑ ← → | If 100 ns + 11 11 II II 0 | X 0 | X 11 11 11
.oop(): Survived to here 6
                                                                    src/hw loop.c:361:runHW 🌉
2021-09-07:13:46:06.595: TID 3069267984 - Output Hardware Loop]
                                                                                                                                                                                  + a ×
.oop(): Survived to here 7
pio out lsw mask: fffd data: fffd0002 bank 0
        0x2
        0x2
pio out[1] set to 1 on bankoffset 1 with oe 1 and dir 1
one Remote Packet
ast Time Sync =
                                                   = -3.933907e-16 kBase
                                                                                  = 3.9339
6e-08
ADC Data
eTemp = -2.730275e+02 vccInt = 0.000000e+00 vccAux = 0.000000e+00 <u>vccBRAM = 0.000000e+00</u>
                                                                                                      urn
 cPAux = 0.000000e+00 \ vccODDR = 0.000000e+00 \ vRefP = 0.000000e+00 \ vRefN = 0.000000e+00
 nus 5v a = -4.999168e+00 minus 15v a = -1.499750e+01
                                                           minus 12v a = -1.199996e+01 m
 a = -2.499584e + 00
 us 5v zynq = 4.999168e+00
                                          = 3.299011e+00
                             plus 12v a
us 12v hv = 1.199751e+01
                                          = 1.199751e+01
                                           = 4.999168e+00
                                                                         = 2.499584e+00
                                                                                                      Ite
                                                                                                      rat
                                                                                                      ion
                                                                                                       In
                                                                                                      sta
                                                                    integralAlarm1 = 0
                                                                                                      nce
                                                                                                                                              sim
                                                                                                      ont
 seValueUncomp = 1.999998e-02 rawValueUncomp = -1.999998e-10 baseValue100ms = 1.999994e-02r
                                                                                                      rol
 Fun
```









