



HSE  
Occupational Health & Safety  
and Environmental Protection unit

# Simulation & Formal Property Verification

## Application to complex highly-parametrizable, continuously operating PLDs

Hamza Boukabache, Katharina Ceesay-Seitz, Jonas Bodingbauer

7<sup>th</sup> October 2021

## Why do we need functional verification

"Does this design do what is intended to do ?"

### Goal :

Find **systematic** failures

### Methods :


Simulation, Formal, Emulation and Prototyping

### However :

No one of these methods can be used to completely verify an entire design or chip

- Formal, Simulation/Emulation and Prototyping complement each others
- Formal will find bugs that are missed by simulation and vice versa - They work very much together

## What is Formal Verification ? How does it work ?



## Is Formal Verification easy to use ?

RTL Code

Write Properties

Lunch the tool

Results for every property


- script

- Proof for the assertion
- Counter-Example
- Inconclusive proof


```
pMatOut1: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrxEval (Out1 == outputsxD0[0])));
pMatOut2: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrxEval (Out2 == outputsxD0[1])));
pMatOut3: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrxEval (Out3 == outputsxD0[2])));
pMatOut4: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI)|-> (##`nrCMatrxEval (Out4 == outputsxD0[3])));
pMatAu1: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI) |-> (##`nrCMatrxEval AU1 == AUxD0[0]));
pMatAu2: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI) |-> (##`nrCMatrxEval AU2 == AUxD0[1]));
pMatAu3: assert property (@(posedge clk)$rose(startMatrixEvaluationxDI) |-> (##`nrCMatrxEval AU3 == AUxD0[2]));
```

Property Summary	Count
Assumed	18
Proven	46
Covered	8
Inconclusive	0
Fired	0
Uncoverable	0
Total	72

## Simulation or formal ?



Floor planning of CROME FPGA




ACCURATE 2 ASIC



## Simulation based verification

As the simulation progress :

→ Every clock cycle the number of states explodes




## Simulation based verification

As the simulation progress :

→ Every clock cycle the number of states explodes

→ We progress through a specific path among the huge number of states in the state space






## Simulation based verification

Golden Path 2

Golden Path 1

where our design would work  
(with no assertion violation)






## Simulation based verification

Simulation enumerate one state every cycle




- ☹ Requires input stimulus
- ☹ Subject to time explosion



## Formal Verification

The formal tool will not list all the states of our design

→ It will instead represent the state of our design with a mathematical formalism




## Formal Verification

States are represented  
symbolically

We define a target state

→ We try to demonstrate  
that this target state can be  
reached




## Formal Verification

States are represented symbolically


We define a target state

→ We try to demonstrate that this target state can be reached

→ We try to find a sequence that will fire the assertion



## Formal Verification




## Formal Verification

States are represented  
symbolically




☹ Formal suffers from  
state space explosion





## Our Methodology




Requirements engineers\*  
 Design engineers\*\*  
 Verification engineers\*\*\*  
 Requirements trace - - >


Ceesay-Seitz, K., Boukabache, H., Perrin, D.:  
 A Functional Verification Methodology for Highly Parametrizable, Continuously Operating Safety-Critical  
 FPGA Designs: Applied to the CERN RadiatiOn Monitoring Electronics (CROME).  
 In: Proceedings of Computer Safety, Reliability, and Security - 39th International Conference (2020)



## Our UVM (Universal Verification Methodology) Test Bench




## Our Co-Simulation environment




PS


PL



## Verification examples



## Verification examples





## Verification examples

### Exhaustively Proved radiation dose alarm generation

#### Findings :


##### Undocumented design decision

- **Fault** in rounding mechanism only if internal result was negative
- **Scenario not covered by simulation** (400000 stimuli applied)


##### Fault that would happen **after 7 years of continuous operation**

- Found after 1 second with formal
- Would require > 7 years of simulation

### CROME Bulk - Wall-Mounted Version



## Co-simulation of a custom Linux distribution running user space apps, communicating with FPGA





[www.cern.ch](http://www.cern.ch)

