

# Design and characterization of depleted monolithic active pixel sensors within the RD50 collaboration

C. Imler<sup>1</sup>, P. Sieberer<sup>1</sup>, T. Bergauer<sup>1</sup> on behalf of the RD50 CMOS Working Group  
<sup>1</sup> HEPHY Vienna, Austrian Academy of Sciences

## CERN-RD50 CMOS Working Group:

- Program to study and develop monolithic CMOS sensors with
  - High granularity
  - High radiation tolerance
- Our program includes
  - ASIC design
  - TCAD simulations
  - DAQ development
  - Performance evaluation




Fig. 1 RD50-MPW2

## RD50-MPW1

- Process: LFoundly 150 nm HV-CMOS
- Resistivity: 600 and 1.1k  $\Omega\cdot\text{cm}$
- Pixel size: 50  $\mu\text{m} \times 50 \mu\text{m}$
- 40 rows, 78 columns
- Analog and digital in-pixel electronics
- FE-I3 like continuous readout

## RD50-MPW2

- Resistivity: 10, 100, 1.9k and 3k  $\Omega\cdot\text{cm}$
- Improved  $I_{\text{leak}}$  and  $V_{\text{BD}}$
- Analog in-pixel readout only
- Pixel size: 60  $\mu\text{m} \times 60 \mu\text{m}$
- 8 rows, 8 columns




Fig. 2 IV curves of RD50-MPW1 and RD50-MPW2 chips

## RD50-MPW3

- Fully equipped DMAPS with:
- Resistivity (planned): standard, 1.9k and >2k k $\Omega\cdot\text{cm}$
- Pixel size: 62  $\mu\text{m} \times 62 \mu\text{m}$
- 64 rows, 64 columns
- In-pixel digital readout (FE I3 style)
- Optimized digital periphery
- I<sup>2</sup>C configuration (via internal wishbone bus)
- Pixel arranged in double columns with end of column (EoC) each.
- Fast serial data transmission (640MHz)
- Implementing all the lessons learned from RD50 MPW1/2
- Chip submission in October 2021, delivery expected in early 2022




Fig. 3 Timeline of the RD50 HV-CMOS developments