ALICE ITS UPGRADE MEETING

LePIX: monolithic detectors in advanced CMOS

K. KLOUKINAS, M. CASELLE, W. SNOEYS, A. MARCHIORO CERN CH-1211, Geneva 23, Switzerland

A. RIVETTI, V. MANZARI, D. BISELLO, A. POTENZA, N. DEMARIA, M. COSTA, P. GIUBILATO

I.N.F.N.

A. DOROKHOV, C. HU, C. COLLEDANI, M. WINTER IReS Strasbourg

P. CHALMET, H. MUGNIER, J. ROUSSET MIND-MicroTechnologies-Bât. Archamps

M. BATTAGLIA
UC Santa Cruz




LePIX

- Collaboration between CERN, IReS in Strasbourg, INFN, C4i-MIND in Archamps and interest from Imperial College, UC Santa Cruz, Rutherford
- Within INFN project funded by the R&D scientific committee (Torino, Bari, Padova), also help from UC Santa Cruz
- C4i-MIND is financed by the Dept. de la Haute Savoie through a collaboration with CERN.
- CERN, IReS, INFN and Imperial College participate in the prototype production cost
- CERN funding is from generic RD



LePIX: monolithic detectors in advanced CMOS



- Scope:
 - Develop monolithic pixel detectors integrating readout and detecting elements by porting standard 90 nm CMOS to wafers with moderate resistivity.
 - Reverse bias of up to 100 V to collect signal charge by drift
- Key Priorities:
 - Develop and optimize the sensor
 - Design low power (~ 1uW/pixel or less) front end electronics using low detector capacitance
 - Assessment of radiation tolerance
 - Assessment of crosstalk between circuit and detecting elements (may require special digital circuitry
- Need to carry development to a large matrix for correct evaluation



MOTIVATION

'Traditional' monolithic detectors:

non-standard processing on very high resistivity substrate or

MAPS based with serial readout not necessarily always compatible with future colliders, and with collection by diffusion very much affected by radiation damage

Feedback from foundry that substrate sufficiently lowly doped is available in very deep submicron technologies (130 nm and beyond), 10 micron depletion no problem, strong perspectives to obtain significantly more (now even higher resistivity available!)



MOTIVATION

Exploiting very deep submicron CMOS to obtain:

- Good radiation hardness (charge collection by drift).
- High speed: parallel signal processing for every pixel, time tagging at the 25ns level.
- Low power consumption: target 20 mW/cm² in continuous operation.
- Monolithic integration -> low capacitance for low power & low mass
- High production rate (20 m² per day...) and cost per unit area less than traditional detectors
- Low K dielectrics in the metal stack beyond 130 nm




OUTLINE


- Analog power, low capacitance and benefit of segmentation
- Device design
- Digital power and circuit architecture
- First submission: description and first results
- Ideas for a module and its implications for an ITS
- Need for physics input to determine system specifications
- Further steps and conclusions




ANALOG POWER: NOISE IN A MOSFET

EQUIVALENT WITH:







WHERE:

$$dv_{eq}^2 = (K_F / (WLC_{ox}^2 f^{\alpha}) + 4kT \gamma / g_m) df$$
 in SI

AND

$$dv_{eq}^{2} = (K_{F} / (WLC_{ox}^{2} f^{\alpha}) + 2kTn / g_{m})df$$
 in WI

Noise
$$\sim \frac{1}{\sqrt{gm}} \sim \frac{1}{I^m}$$
 where m < 1/2 Signal-to-Noise $\sim \frac{Q \times I^m}{C}$

Weak dependence of the noise on current!



THE BENEFITS OF SEGMENTATION

Divide one detector element into two

- Collected charge remains the same
- Capacitance divided by 2 (up to a certain point)
- Power to obtain same signal to noise gets divided by at least a factor two due to the weak dependence of the noise on the current



S/N increases up to the point when:

- Charge is shared over more electrodes
- The decrease of the electrode capacitance slows down

Conclusion: segment until increase in S/N starts to saturate

For constant total power
$$\left[\frac{S}{N}\right]_{new} = \frac{Q(I/2)^m}{C/2} = 2^{(1-m)} \left[\frac{S}{N}\right]_{old} > \left[\frac{S}{N}\right]_{old} \text{ m < 1/2}$$
 segmentation



THE BENEFITS OF SEGMENTATION

Noise
$$\sim \frac{1}{\sqrt{gm}} \sim \frac{1}{I^m}$$
 where m < 1/2 Signal-to-Noise $\sim \frac{Q \times I^m}{C}$
Strong dependence of the current on the noise!

For constant signal to noise

or constant signal to noise Current I per channel :
$$I^{-m} \sim \frac{Q}{C}$$
 or $I \sim (C/Q) \uparrow \uparrow \uparrow$ Weak...Strong inversion

Segmentation

Number of elements N, C~1/N:

Total analog Power $\sim N(C/Q) \sim (1/N)$

Higher segmentation is (very) good


Decreased depletion layer thickness -> need to segment in proportion

$$Xd \div 2 \rightarrow C \div 2$$

For constant signal-to-noise, the analog power decreases with segmentation (will saturate at high segmentation)!



LOW C for ANALOG POWER



Take transistor noise at 40 MHz BW for 1 uA (1uA/100x100 um pixel = 10 mW/sq cm)

$$Veq \approx 0.16 \, mV$$

$$\frac{S}{N} = 25 \Rightarrow \frac{Q}{C} = 4mV \left[= \frac{4 fC}{1 pF} \right] \left[= \frac{0.4 fC}{0.1 pF} \right] \left[= \frac{0.04 fC}{10 fF} \right]$$

Collection depth 300 µm 30 µm


 $3 \mu m$

If more signal available or lower capacitance can take advantage to obtain lower power

Valid for monolithic and non-monolithic approach!



Device design challenge: uniform depletion layer with a small collection electrode




- > Obtaining a uniform depletion layer for uniform response
- Optimal geometry and segmentation of the read-out electrode (Minimum C)
- Effective charge resetting scheme robust over a large range of leakage currents
- > Pattern density rules in very deep submicron technologies very restrictive.
- > Insulation of the low-voltage transistors from the high voltage substrate.

Sensor needs to be designed in close contact with the foundry!




Device design challenge: uniform depletion layer with a small collection electrode



- ✓ Pixel pitch used in this 2D simulation was 50 µm.
- ✓ For highest resistivity substrate 80 µm depletion with 100 V




Digital power consumption has to optimized as well!! Example TOTEM VFAT chip



VFAT sends
digital data to
GOH hybrid,
which serializes
and optically
transmits this
data

P. Aspell et al. TWEPP 2007



Designers:
Paul Aspell
Giovanni Anelli
Walter Snoeys
Herve Mugnier
Jan Kaplon
Kostas Kloukinas
Pierre Chalmet

CERN C4i

Data treatment and memories

Slow Control Registers

Frontend

128 channels of tracking front end with digital storage and data transmission 8 programmable trigger outputs, designed for radiation tolerance





CIRCUIT ARCHITECTURE

- Most of the collection electrode capacitance to ground (or at least not to the neighboring pixel) -> no capacitive channel-tochannel cross-talk
- Use open loop amplifier (like MAPS), but need time tagging at the 25ns level
- Distributing the clock to every pixel will cost significant power 10fF*10000 elements in one square cm at 40MHz 1V swing = 4mW per square cm already
- Therefore use analog power to send signal to the periphery




CIRCUIT ARCHITECTURE






- > Charge to voltage conversion on the sensor capacitance
- > For 30 μ m depletion and 10fF capacitance: 38 mV for 1 mip.



- ✓ Only one PMOS transistor in the pixel (or maybe very few...)
- ✓ Each pixel is permanently connected to its front-end electronics located at the border of the matrix.
- ✓ Each pixel has one or two dedicated lines: need of ultra fine pitch lithography => 90 nm CMOS.




Current output front end for monolithic in 90 nm



~ 900 nA for integrated amplifier – shaper with comparator


Compared with current pixel detectors important power savings, but less S/N (maybe some of this car be recovered, depends on Q/C finally achieved)

Disadvantage: several transistors in series...






For first submission: voltage output front end



- > Only one external line per pixel.
- > The rise time of the signal, but not its final amplitude sensitive to the parasitic capacitance of the line.



Other type of readout used in first submission robust against detector leakage




- ① Can store analog value twice, once after reset (bias diode can be replaced by reset transistor) and once a bit later. The difference between the two values is the signal collected in that time interval.
- ② This storing is done for all elements in the matrix in parallel.
- 3 Afterwards both values for all pixels are readout sequentially.
- 4 This mechanism allows to externally control the sensitive period independently of the readout.




LePIX: SUBMISSION FOR FABRICATION

- Non-standard: ESD protection, special layers, mask generation, guard rings
- Received chips on standard substrate, put lot on high resistivity on hold
- 7 chips submitted :
 - 4 test matrices
 - 1 diode for radiation tolerance
 - 1 breakdown test structure
 - 1 transistor test: already submitted once in test submission




Test matrices



- 4 zones of 8 columns with different input transistor
- Top part with buffers to read analog signal as it is collected
- Rest with sequential readout, top 16 rows with active reset (pulse), bottom 16 rows with diode reset
- A few rows can be electrically excited using voltage step across the capacitor
- Matrix 1 and 2: storage just after reset and after shutter
- Matrix 3 and 4: readout with shaping and discriminator
- Matrix 1 and 3: minimum size collection electrode, Matrix 2 and 4: larger collection electrode size
- Guard ring structure to support the voltage



DIODE




NWELL diode

- Respecting metal, poly and active area density,
- partly transparent for measurements using excitation by light
- Guard ring structure to support the voltage




BREAKDOWN TEST STRUCTURE



- Contains mini-arrays of pixels of various geometry to examine breakdown voltage.
- Isolation between pixels can be verified, as well as breakdown voltage to SUB
- Guard ring to support the voltage




TRANSISTOR TEST STRUCTURE



- Contains transistors which can individually be measured
- Can evaluate radiation tolerance and influence of a different substrate



The bad news: short due to mask generation issue



The guard ring received p+ implant creating a short (which transforms to a ~80 ohm resistor due to series resistance)




The bad news: short due to mask generation issue


- Discovered on standard substrate, exists on all structures (4 matrices, diode and breakdown structure)
- Lot on high resistivity on hold before this step.
- Found some other issues in mask generation within pixel.
 Does not create short, but needs correction.
- In discussion with IBM on fixes
- In the mean time trying to learn as much as possible from lot on standard substrate.



The good news: circuitry of first matrix 1 operational




- 4 zones of 8 columns with different input transistor clearly visible
- Difference between active and diode reset






Measurement on breakdown structure






Breakdown > 30 V ... on standard substrate, close to expected value for planar junction





Can be modulated using metal gate






CONCLUSION Measurements on standard substrate

- Short in the guard, high resistivity lot on hold before this step.
- Some other issues in mask generation found which create no short but need correction.
- In discussion with IBM on fixes
- Trying to learn as much as possible from lot on standard substrate, still understanding needed on a number of points, working now on CV measurements and measurements on other pixel geometries. Some irradiation measurements planned.
- >30 V breakdown voltage on standard substrate promising




IDEAS FOR ITS: BASIC MODULE



- Obtain relatively large module by stitching
- Stitching is combining part of the reticle to obtain larger area (done for large professional CCDs for instance)
- All connections to the exterior on one side
- All routing using on-chip metal layers
- All local functions integrated




IDEAS FOR ITS: BASIC MODULE



- Needed for a very low mass tracker:
 - Sufficiently good yield
 - Good packaging/connection technology (eg. package with connector, link to cable), might include controlled lateral bend for longitudinal stiffness
 - Low power consumption to allow
 - low voltage drop on the module (also impact on the cables)
 - 'easy' cooling



IDEAS FOR ITS: LAYOUT 'EXAMPLE'





IDEAS FOR ITS: LAYOUT 'EXAMPLE'

- 10 square meters * 400 micron (for some margin) = 10 kg
- 10 square meters * x * 10 mW/sq cm = x kW
- Note: power for triggering layers vs others...
- Weight of cables direct function of power or current consumption, cabling interface has to be studied.
- Support could perhaps be a PCB if wiring has to be integrated, with holes for air flow, perhaps reinforced
- This was only an example to be taken with grains of salt, but it illustrates perspective of having ITS approach mass of detecting silicon
- Such module if it exists could be produced in volume fast and would greatly facilitate ITS assembly



NEED FOR SPECIFICATIONS

- Up to what power density cooling 'easy'?
- In parallel: what are the system (and power!) requirements?
 - Trigger requirements
 - What type of trigger? tracking in the trigger, multiplicity...
 - Resolution?
 - Latency?
 - Tracking:
 - Spatial precision and two track resolution in rf and in z?
 - Average occupancy ?
 - Radiation tolerance
 - How close can standard electronics be placed, or FPGAs with some radiation tolerance? Important for portability between options
 - ...
- Important for ALL options



HOW TO PROCEED?

- This solution needs more work to be considered baseline (proof of principle, yield, radiation tolerance, power level, etc...).
- To reduce risk push development early, requires significant resources.
- First presentation to Electronics Coordination Board with some numbers for R&D 2012-2016 (!)
- Need further discussion on this and formation of formal collaboration

So far:

- 8 design man months per year provided through CERN contract with MIND financed by the Haute Savoie, rest by CERN ESE, CERN Alice and INFN Torino and Bari (CMS/Alice)
- Device simulations carried out in collaboration with IReS Strasbourg.
- A significant effort for test by INFN Torino, Padova (CMS), UC Santa Cruz (CLIC), CERN ESE and DT (RD50). Already many man months now.
- First submission 70% paid by CERN, rest by IReS, IC, INFN



CONCLUSIONS

- LePIX tries to exploit very deep submicron CMOS on moderate resistivity:
 - Radiation hardness (charge collection by drift).
 - Low power consumption: target 20 mW/cm² in continuous operation.
 - Monolithic integration -> low capacitance for low power & low mass (needs work on digital part to fully take advantage of the gain in the analog)
 - High production rate (20 m² per day...) and cost per unit area less than traditional detectors
 - Stitched module opens perspective for light tracker and will facilitate assembly
- Need specifications.
 - Power consumption will be key.
 - Need to define interfaces common for all options



CONCLUSIONS

- This solution needs more work to be considered baseline.
- While breakdown voltage is promising, first submission has shown the exercise is not easy, proof of principle not before next year.
- May need work on large module soon without necessarily final architecture (by 2012 ? ...!)
- Already significant effort today also from groups outside of ALICE, will need resources to push development early
- Need to work on a plan compatible with ALICE needs.
- Need to formally establish collaboration to gather and secure the resources.

THANK YOU

