The Saltro chip design for TPC pad readout

Talk outline

The historical perspective.

The SAltro demonstrator.

Projections and ideas for the future.

S-Altro architecture

Based on the existing PASA + Altro electronics designed for the Alice TPC

SAltro Demonstrator

Goal :

To demonstrate integration per channel of an analog frontend, an ADC and digital signal processing in a single chip.

Data processing of 100us of data sampled at 10MHz.

Prepare ideas for TPC readout in the ILC & CLIC

Luciano Musa ………………… S-Altro Specifications and Architecture Paul Aspell ……………………. Coordinator of demonstrator ASIC design. Massimiliano De Gaspari ……. Front-end + ADC Hugo França-Santos ………... ADC core Eduardo Garcia ……………… Data Processing & Control

SAltro Demonstrator Architecture

Runs with Sampling Clock Runs with Readout Clock

Technology : IBM 130nm CMOS 8RFDM

- **16 Channels.**
- **Sampling rate 10, 20, 40MHz.**
- **ADC : 10 bits per sample.**
- **Level 1 commences sampling of a data-stream.**
- **1008 (max) samples per data-stream.**
- **DSP for zero suppression.**
- **40 bit word data packets containing timestamp and length.**
- **Possibility to by-pass DSP to have raw data.**
- **MEB (1024*40 RAM).**
- **Max. storage of 4 non-zero suppressed data-streams.**

or

 Max. storage of 8 zero suppressed data-streams and/or with reduced datastream length.

- **Level 2 must arrive before next Level 1 in order to keep the data.**
- **<80 MHz readout on 40 bit CMOS**
- **bus.**

Saltro demonstrator Preamplifier/Shaper

- \bullet **Single-ended input, differential output**
	- \bullet **Dual polarity**
	- •**4 Gain options : 12, 15, 19 & 27mV/fC**
	- •**4 Shaping times : 30, 60, 90 & 120ns.**
	- \bullet **Linearity <1% to 150 fC**
	- **Shutdown mode (for power pulsing via a duty cycle clock)**
	- **Preamplifier enable (bypass shaper)**

Size: 1100um X 210um Power: 8.4mW/channel Supply: 1.5V

Massimiliano De Gaspari

Front-end : ESD protections

Each front-end has two input pads in parallel (only one bonded):

• **Simple double diode protection scheme (Human Body Model)**

• **Structure with series resistor for enhanced protection (Charged Device Model)**

The series resistor adds noise to the input signal. Noise: 300e- @ 10pF detector capacitance Expected noise increase (simulated): 20-30%

Massimiliano De Gaspari

Pipelined ADC: 2-Channel Prototype Layout

ADC TEST: Dynamic Characterization at 40MS/s

Power Consumption: 34 mW

A 10-bit 40MS/s Pipelined ADC in a 0.13μm CMOS Process – TWEPP 2009 **Hugo França-Santos Hugo França-Santos**

Pipeline ADC

10bit, 40MHz, 1.5V supply, 34mW power , 0.7mm2 area

Power pulsing possible through bias pin. Massimiliano De Gaspari

DP functions

Eduardo Garcia Eduardo Garcia

DP simulation results

\triangleright TCF example test: rest of the filters are disabled.

S-ALTRO DP plus Altro control and interface

L1: Starts the data acquisition.

L2: Validates data from previous L1.

BD : 40 bit bidirectional bus; 20 bits address + 20 bit data. 80 Mbps readout.

CTRL : 6 bits including

Global Reset, Sampling and Readout clocks.

Eduardo Garcia Eduardo Garcia

DSP, memories and data-formatter

Encounter Statistical Power Analysis:

•Average power (considered in rail analysis): **118.62 mW**

S-ALTRO Demonstrator Floorplan

16-channels:

PASA 210um X 1100um

ADC 500um X 1500um

Digital Signal Processing 1670um X 8050um

The wide power routing ensures low IR power supply drop (10mV for the ADC)

> PASA ~8mW/ch, ADC 32mW/ch @40MHzDigital functions ~114mW Total power ~ 750mW

Power domains

Power domains: PASA analog **ADC** analog **ADC** digital **Digital Pads**

Power supply decoupling capacitors: 600pF/channel PASA 600pF/channelADC analog 40pF/channel ADC reference voltages 80pF/channel ADC digital

Layout

Size: 5750um x 8560um (49.22mm2) MPW organised by CERN. Chip submitted in August 2010

Expected back at the end of 2010.

The pad placement has been optimised for packaging within a TQFP 176 pin package.

The Future & Technology Trends

Source : ITRS roadmap 2009

Technology Trends

* Note: The wafer production capacity data are plotted from the SICAS* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized.

Source : ITRS roadmap 2009

Technology : CERN microelectronics group

- \bullet In addition to our current use of 0.25μm, 0.13μm and 90nm CMOS technologies CERN are now investigating 65nm CMOS technology.
- \bullet 12" wafers
- \bullet <10 Metal layers
- \bullet $Vdd = 0.9V$ to $1.2V$
- \bullet 840k gates/mm²
- \bullet Regular MPWs.
- \bullet LP process uses thicker gate oxide to GP to reduce leakage.

- \bullet CERN are now evaluating several 65nm design kits.
- \bullet Test structure submission planned for early 2011. To be followed by radiation studies.
- \bullet Standard cell libraries are available. They will probably need modification to be compatible with our needs.

Digital

Scaling reduces source/drain capacitances and reduces power supply levels.

- \bullet Dynamic power goes down.
- \bullet $P_{\text{dyn}} = (C.Vdd^2 + Q_{\text{short-circuit}} Vdd) f$. activity
- \bullet However static power increases even in CMOS:
- \bullet Leakage currents increase including gate leakage current.
- \bullet Multiple power domains possible (vdd= 0.9V to 1.2V) depending on operating frequency required.
	- » Very high speed : Lowest Vt and max Vdd
	- » Moderate and Low Speed : higher Vt and reduced Vdd.
- \bullet The digital power consumption will take a larger % of total chip power in future designs compared to previous chips.

ADC Trends

- \bullet $FOM \sim P / (2^{ENOB} \cdot 2BW)$
- \bullet 1pJ is high
- \bullet (~40mW @ ENOB 9, 40MS/s)
- \bullet 100fJ is good
- \bullet (~4mW @ ENOB 9, 40MS/s)
- \bullet 50fJ excellent
- \bullet (~2mW @ ENOB 9, 40MS/s)

State of the art :

A 30fJ/conversion 8b 0 to 10MS/s Asynchronous SAR ADC in 90nm CMOS. P. Harp et. al. IMEC ISSCC 2010 *[They measured 69uW at 10MS/s,]*

A 550uW 10b 40MS/s SAR ADC with Multistep Addition-only Digital Error Correction, *Sang-Hyun Cho et al.* CICC 2010 *(FOM = 42fJ/conversion)* designed in 0.13um CMOS

Front-ends

- \bullet Front-end power can be very finely tuned but requires detailed knowledge of the sensor characteristics.
	- » Total input capacitance (sensor + coupling to neighbours + board) is required to optimise the input transistor current.
	- » Charge collection properties are required to make the correct choice of shaping time. If the shaping time is too small ballistic deficit will degrade S/N.
- \bullet Input transistor current scales with detector capacitance and charge collection time. Approx. $10\mu A/pF$ for 25ns shaping and $\sim 2.5\mu A/pF$ for 100ns shaping.

Estimate for future power (static)

64 channels = Analog power \sim 263mW + Digital power \sim a few hundred mW. Approx. 400-500mW / chip.

128 channels = Analog power 526mW + Digital power \sim some hundreds mW. Approx. ~800-900mW / chip.

Should be possible to get < 7mW/ch for everything on a 128 ch chip.

Power management & pulsing may then be applied to reduce power further.

Power management : Power domains for reducing power further during "down" time (dynamic).

Preamp > Reduce current via bias control, important to maintain a low impedance on the electrode.

Shaper > Reduce current to approx. zero via bias control. Vdd could be maintained.

ADC > Stop clock and reduce current to approx. zero via bias control. Vdd could be maintained.

Configuration reg.s > Reduce Vdd to minimum voltage necessary to hold data. Current consumption limited to leakage currents.

Digital logic > Switched off by reducing Vdd to 0V. Duty cycle of UP/DOWN time determined by a clock.

- \bullet The SAltro architecture is derived from the Altro architecture currently used for TPC readout in ALICE.
- \bullet The SAltro demonstrator chip has been designed and submitted.
	- ∞ Comprises 16 channels of Front-end + ADC + DSP on the same chip.
	- » Chip return back from foundry for beginning of 2011.
	- » Many things can be studied using the SAltro demonstrator :
		- GEM properties : capacitance, charge collection time, optimal shaping, channel to channel coupling etc.
		- Internal power pulsing on front-end and ADC via clock and bias control.
		- The power consumption of the present 16 channel chip is about the same absolute value as future chips with more channels. This makes the demonstrator useful for groups studying external power pulsing.
- \bullet The future looks favourably on the SAltro architecture.
	- » The industrial trend is with us continually looking for ways to reduce power.
	- » The ADC remains the critical element w.r.t. power, however state of the art ADCs are becoming more and more power efficient.
	- » Front-end power optimisation requires detailed knowledge of the sensor characteristics.
	- » Power management within a chip is now common place in modern industrial chips and could be a useful tool for power pulsing.