

17th Trento Workshop on Advanced Radiation Sensors 3D Sensors

Single cell 3D timing: Time resolution assessment and Landau contribution evaluation via test-beam and laboratory measurements

Evangelos – Leonidas Gkougkousis

CERN EP-R&D



Geneve – March 3rd, 2022

•Introduction, EP-R&D W.P. 1.1 – Hybrid Sensors

Planar Sensors (J. Haimberger, V. Gkougkousis)

- ✓ Radiation damage and trapping model validation though TCAD
- ✓ Timing and efficiency at < 1e17 n_{eq} /cm² using fast neutrons and ps protons (thicknesses 50, 100, 200, 300 µm)

LGADs (V. Gkougkousis)

- ✓ Radiation damage mechanisms and modeling on different dopant types (<u>TIPP2021</u>, <u>ArXiV Preprint</u>, <u>PicoSecond Workshop 2021</u>)
- ✓ Indium-Lithium gain layer radiation hardness investigations (<u>Trento2021</u>)
- ✓ Process simulations and SiMS Carbon/Boron (LINK)

Silicon Electron Multiplier (M. Halvorsen, <u>LINK</u>, <u>ArXiV Preprint</u>, <u>IEEE</u>)

- ✓ Structure optimization and electrostatic simulations
- ✓ Timing and transient Simulations
- Process iterations (Metal Assisted Etching)

Small Pitch 3Ds for tacking and timing (V. Gkougkousis, LINK)

- β particles timing studies on irradiated and unirradiated devices
- ✓ Test beam with SPS pions (Tracking + Timing)
- ✓ Proton and neutron irradiations > $1e17 n_{eq}/cm^2$

 \checkmark New small pitch production optimized for gain at the electrode region









Vagelis Gkougkousis

ougkousis Jakob Haimberger Marius Halvorsen

sen Victor Coco





Talks (a) Trento 2022

2

3

•3D Sensors for timing

3D Sensors: Decoupling of charge generation and drift volume (Standard columns, TimeSpot, Hex geometries ect.)

Pros

- High radiation tolerance up to several times $10^{16} n_{eq}/cm^2$
- Short drift distances with fast rise times
- Reduced Landau fluctuation, practically non-existent for perpendicular tracks 50x50 µm², 1E

150.02µm

4156.68µm

E. L. Gkougkousis

Cons

- Non-uniform field geometry
- High cost
- Increased cell capacitance

Tested Devices

- Process: 2-sided
- Substrate: high Z, p-type FZ Silicon, 4" wafers
- Thickness: ~ 280 um
- Run: CNM 5936-11
- **Pixel Geometry:** 50 x 50 μ m, 1^E, single cell
- Capacitance: ~80 100 pF per cell





SiO₂

280µm

Aluminiun

20 µm



p-type

 $p > 5K\Omega^* cm$

•Sample preparation and dicing



 Dicing Lines Material: Hi Resistivity (>2kOhm×cm), p-type, Fz Silicon Thickness: ~285 um Planarity: < 1um Inter-matrix distance: 200 um Preparation: Adhesive tape + Photoresist Dicing at CMi in Lausanne as an external service

E. L. Gkougkousis

4

β Source Characterization



• 5000 recorded events per point

Timing Configuration & Automation Software (TiCAS)

- Real-time Waveform Visualization
- Dynamic adaptable UI with universal instrument support
- Support for all LeCroy, Tektronix and Agilent oscilloscopes



Analysis Framework



•Laboratory results



3 / 3 / 2022

•1st Testbeam – Angle Scan on SPS



•1st Testbeam – Setup and Operation



•1st Testbeam – Setup and operation



3 / 3 / 2022



•1st Testbeam – Trigger and ROI calibration



- Trigger delay between FEi4 and Oscilloscope calibrated with an average of 10 spils
- Oscilloscope trigger out used for as HitOr mask fro FEi4
- Average delay ~2.3µsec, FEi4 stores 255 frames with 25nsec distance (40Mhz clock)
- If used as VETO RoI trigger a Gaussian fit can be applied to find the exact frame to read from

•2nd Testbeam – Tracking & Timing









•2nd Testbeam – Tracking & Timing with EUDAQ





E. L. Gkougkousis

15

•2nd Testbeam – Tracking & Timing with EUDAQ

Single pixel 3D (CNM 5936-11, 50 x 50 μm²)

LGAD 2 – Downstream (HPK-P2 W25, L17-P12, 1.3 x 1.3mm²) LGAD 1 – Upstream (HPK-P2 W25, L17-P11, 1.3 x 1.3mm²)



- Extremely small ROI requiring large data taking periods for sufficient statistics
- LGADs used as timing references staggered to limit Active region
- Trigger formation on a coincidence between the scintillators and the ROI
- Efficiency ~20%



>

Setup Limitations – UCSC Boards





- Assuming a linear filed dependence and a -15 V operation point at 35 μ m column distance: $|E| \simeq 0.43 V/\mu m$
- Estimating drift velocity for electrons:

$$v_{drift}^{e} = \frac{\mu_{0,e} \times E}{\left[1 + \left(\frac{\mu_{0,e} \times E}{v_{sat.}^{e}}\right)^{\beta_{e}}\right]^{1/\beta_{e}}}$$

with $v_{sat.}^{e} = 107 \ \mu m/ns$, $\mu_{0,e} = 1417 \frac{cm^{2}}{v_{s}}$, $\beta_{e} = 1.109$

 $v_{drift}^e \approx 41.4 \, \mu m/ns$

• Extrapolated Rise time and Frequency:

$$t_{Rise} \approx \frac{1}{3} \times t_s = \frac{1}{3} \times \frac{d/2}{v_{drift}^e} \approx 140 \ psec \Rightarrow 2.3 \ \text{GHz}$$

3 / 3 / 2022

E. L. Gkougkousis

17

Multi-channel timing Board

Common emitter single transistor first and second stage charge amplifier



First stage Single Transistor				
Infineon	BFR840L3RHESD			
G _{max}	26.5 dB			
l _c max	35.0 mA			
NF	0.5 dB			
OIP3	17.0 dBm			
OP1dB	4.0 dBm			
V _{CEO} max	2.25 V			
Frq. Range	Up to 12 GHz			



- High Frequency SiGe technology with 75GHz switching frequency
- High frequency design with up to I2GHz
- ► Low max current $(\sim 10 \text{mA})$
- ➢ Well behaved gain linearity vs V_{DD}
- ➢ Small packaging with
 - 201-size components for multichannel integration
- Independent Shielding per channel

Gkougkousis V., Lemos Cid E., EP-R&D meeting July 2021: link

- I6-channel readout board with integrated first and second stage amplifiers **IGFAE**
- Regulated Voltage input
- ▶ 15 mm x 15 mm central opening
- ▶ 140 mm x 140 mm outer dimensions
- Pre-assembled miniaturized coaxial edge connectors with panel-mounted SMA plugs (Im cable length)
- Vertical miniaturized coaxial plug connectors for sensor board (16 channels + HV/RTD)
- Keyed connectors with high life cycle



•Multi-channel timing Board – First Prototype



3 / 3 / 2022



20

10

0

0

2

4

Frequency (GHz)

10

•Multi-channel timing Board – Characterization

- Optimized design for uniform response with frequency
- No sharp gain change discontinuities
- No undershoot/overshoot observed
- Gain moderated to ~70 for a two-stage configuration
- 20% Higher SNR than UCSC board (with both stages)
- 2 x SNR with respect to UCSC board + niniCircuits second stage amplifier
- On going energy and transimpedance simulation



6

10

8

3 / 3 / 2022

20

10

0

0

2

6

Frequency (GHz)

•Multi-channel timing Board- Carrier Board

Gkougkousis V., Lemos Cid E., EP-R&D meeting July 2021: link

- Quick sensor test turnaround —
- Simplify probing and reduce sensor damage _____
- Batch testing with better control

- Group wire-bonding into large batches
- Needle-less probing
- Unify electrical, timing, laser and charge characterization

Solution: Develop single sensor carrier board and make all testing structures compatible with it

Requirements

- Simple cheap design
- Electrically neutral low noise
- Temperature monitoring
- Compatibility with variety of sensor sizes
- Low material budget
- ➢ Easy alignment

- ✓ 32×37 mm rectangular shape
- ✓ 0.508 mm board thickness
- ✓ 15 x 15 mm gold plated sensor pad
- \checkmark 2 mm diameter central via
- ✓ Rogers 4003C HF laminate
- ✓ 6 passive components per board
- ✓ 18 mini coaxial connectors
 - (16 channels + HV + sens)
- ✓ Integrated RTD



Multi-Channel DAQ - Sampic

The ASIC (SAMPIC)

- Technology: AMS 0.18μm
- Sampling: between 3 and 8.4 GS/sec on 16 channels (depends on DAC setting)
- 16 channels per chip
- Signal Bandwidth of 1.6GHz
- Discrimination noise 2 mV, chip noise < 1.3 mV RMS
- Max input Signal: 1V unipolar (0.1V to 1.1V)

ADC

- 8 to 11 bit Wilkinson ADC at 1.3GHz
- Upon triggering 64 samples digitalized in parallel per channel
- Resolution adjustment possible to improve timing by reducing bit count
- Time resolution between 5 ps (calibrated) and 15ps (uncalibrated)

Calibration

- Calibration files provided for all operational points of the ADC
- Channel by channel calibration to be performed by user
- 64 channels x 4 operation points = 256 calibration runs

Connectivity

- USB2.0 + LabWindows based software (provided)
- UDP Based Ethernet, direct PC connection no router support



•Sampic Test Runs

Time Resolution



- Linear fit 5% 95% analysis on rising edge
- Results may be improved by global fit on pulse shape

Obtained with: LGADUtils

https://gitlab.cern.ch/egkougko/lgadutils

• Not more than 10 % - 20 % expected improvement

Trigger:

- Self trigger on either channels
- No coincidence implementation
- No internal buffer, no opportunity for combined trigger with tracker
- Only independent operation possible



2 LGAD Run

Ti	me resolution	78 psec (60 p with oscillosco	sec pe)
Sam	pling Frequency	6.2 Gs/s	
	2 LGAD R	un	
	Registered Events	2698	
	Coincidences	2967	
	Efficiency	99.98 %	
	Thrachalda	10 m)/	

Inresnoias 10 mv **Trigger Mode** Self Trigger

3 / 3 / 2022

Conclusions

Outlook and Plans

- > 1st Lab timing measurements presented and look extremely promising
- > 2 Testbeam campaigns completed with tracking and results soon to be published
- A new multi-channel (x16) versatile board has been developed and is at the final stages of testing, suitable for 3D and planar timing applications
- ➤ 3 more test beam campaigns planned for 2022 with EUDAQ We are open to partnerships!!
- Non-irradiated 3D studies are completed, sensors are being currently irradiated up to 1e17 with protons and neutrons
- New production planned for mid-2022, tender will be out soon and we invite ALL producer to participate

Backup





3 / 3 / 2022

E. L. Gkougkousis

26

Backup - Trigger Scheme



3 / 3 / 2022

Backup - Interface board



- Monitor SPS end of spill and SPS early wanting
- Only readout Oscilloscope between spills
- Use LVDS to TTL EUDAQ interface board
- Controlled via USB though character device drivers on oscilloscope DAQ PC

Backup - HV & LV slow control

gh Voltage Control	HV Graphs Low	Voltage Control		1
Low Voltage p	oower supply Ro	hde & Swartz HMP404		Quick Reference
Rohde & Swartz Remote Mode Remote Mode Channel 1 OutputOn OverVolt ov Voltage Out (2.250 V V Current Limit 0.000 V Current 0.	HMP4040 Com Interest 2 Outpetton OverVoir on our or voir geout Outpetton OverVoir on our or voir geout 22.5 V Outpetton OverVoir on our or voir geout 22.5 V Outpetton OverVoir Overvoit. Protect 22.5 V Commel Overvoit. Protect 0000 N 0000	Port MamageMM22 Channel 3 Channel 3 It Outputton OverVolt on	Power ON Channel 4 Outputton OverVolt on or Voltage Con Voltage Con Correct Limit 0 000 mA Correct Limit 1300 V Correct Channel A Correct Con Correct Con Con Con Con Con Con Con Con	Single Channel Boad 2nd stage amplifier Compliance -> 50mA Low Voltage -> 12V Overvoit ptr> 13V Amplifer Gian ~> 10 1st stage amplifier Compliance -> 7mA Low Voltage -> 2:25V Overvoit ptr> 2:50V Amplifier Gan ~10 Transimp: 470 Ohm - No second stage amplifier neded - No second stage amplifier neded Compliance -> 70mA Low Voltage -> 5V Overvoit ptr> 5:5V
Rohde & Swartz Remote Mode Remote M Channel 1 OutputOn OverVolt on on voltage Out 225 V V Overvolt Protect 250 V V	HMP4040 to Com Channel 2 OutputOn OverVol orr or Voltage Out 225 V Current Limit 220.00 mA OverVol Protect 225 V	Port Channel 3 Channel 3 Competition OverVoit Outpation OverVoit Outpation OverVoit Outpation Outpation Channel 3 Voitage Out Channel 3 Voitage Out Channe	Power ON Dannel 4 Outputton OverVolt orr Voltage Out 4 0 223 v v 0 223 v v v v v v 0 223 v v v v v v 0 223 v v v v v v v v v v v v v v v v v v	Totla Gain ~ 100 SIPM - No second stage amplifter neded Compliance -> 50mA Low Voltage -> 12V Overvolt prt> 13V Amplifter Gain: 10
Voltage	Channel 2 Channel 0.00 V 0.00	Channel 4 V 0.00 V CH1 ER	ROR CH3 ERROR CH3 ERROR CH4 ERROR	Created by: Vagelis Gkougkousis, 2019 exisueko@cem.ch

ROHDE&SCHWARZ

HMP4040

Labview based Timming Setup Configuration ile Edit View Project Operate Tools Window Help 🔿 🕹 🔘 II High Voltage Control HV Graphs Low Voltage Control HV 1 Keithley 2400/2410 T HV 2 Keithley 2400/2410 T HV 3 Keithley 2400/2410 T HV 4 Keithley 2400/2410 T HV 5 Keithley 2400/2410 T HV 6 Keithley 2400/2410 T Created by Vagelis Gkougkousis 2021 eak **GPIB** Address Start Voltage +/- 0 Kethley2410A V End Voltage -100.00 V V Compliance 15.00 uA V Current 0E+0 +/- 0E+0 OFF ON Voltage Step 4-5.00 V V Set Delay 1.00 s V STOP ERROR GPIB Address Start Voltage +/- 0 Kethiey24108 End Voltage Jonor V Compliance Jisto uA Current 0E+0 +/ 0E+0 Voltage Step 4-500 V T Set Delay 1.00 s T STOP ERROR IV log file path: & C:\Users\...INDOWS\Desktop GPIB Address Start Voltage 2 0.00 V V Repetitions 2 2 HV3 Voltage 0 +/- 0 Kethley2410A End Voltage -100.00 V Compliance 15.00 uA Current 0E+0 +/ 0E+0 Voltage Step J.5.00 V V Set Delay J1.00 s V STOP ERROR GPIB Address Start Voltage +/- 0 Kethiey24108 End Voltage 10000 V Compliance 15.00 uA Current 0E+0 +/ 0E+0 Voltage Step ()-5.00 V T Set Delay ()1.00 s T STOP ERROR GPIB Address Start Voltage (0.00 V T Repetitions 4 (2 HV5 Voltage 0 +/- 0 Kethiky2410A End Voltage 100.00 V Compliance 15.00 u.A. Current 0E+0 +/ 0E+0 OFT ON Voltage Step ()-5.00 V V Set Delay ()1.00 5 V STOP ERROR GPIB Address Start Voltage () 0.00 V T Repetitions 5 () 2 HV6 Voltage 0 +/- 0 Kethtey24108 End Voltage Floor V Compliance 15:00 u.A. Current 0E+0 +/ 0E+0 A OFF ON Voltage Step 0.5.00 V V Set Delay 01.00 s V STOP ERROR 8x HV channels TT 8x LV channels Constant monitoring & logging



3 / 3 / 2022

Agilent Technologies

363X series

CONTRACTOR OF CALL

364X series

E. L. Gkougkousis

Live protection

001 - 001 0

PL303QMD

ξTT I

13:3 = 33:3

PL330DP

Lotate I dealers