SERESSA 2022

18th International School on the Effects of Radiation on Embedded Systems for Space Applications
5–9 december 2022

CERN

Sensitivity characterization of SRAM-based FPGA against SEU and SET

Fakhreddine Ghaffari, CY Cergy Paris University (France)

ghaffari@ensea.fr

December 5th 2022, Geneva, Switzerland


SUMMARY

- **Motivations**
- II. State of the Art
- III. Contributions
- IV. Conclusion and Perspectives


MOTIVATIONS

- **Motivations**
- II. State of the Art
- III. Contributions
- IV. Conclusion and Perspectives


I. Motivations II. State of the Art III. Contributions



IV. Conclusion & Perspectives



MOTIVATION



Safety-critical applications cannot allow such behavior!




SUMMARY


- I. Motivations
- II. State of the Art
- III. Contributions
- **IV. Conclusion and Perspectives**

TEMPERATURE EFFECTS

$$T_{plh} = \frac{C_L \left[\frac{2 V_{th,p}}{V_{dd} - V_{th,p}} + ln \left(3 - 4 V_{th,p} \right) \right]}{\mu_p C_{ox} \frac{W_p}{L_p} \left(V_{dd} - V_{th,p} \right)}$$



V_{th.p} is also proportional to T



[Boe-1997] Boemo et al., Thermal monitoring on fpgas using ringoscillators, "International Workshop on Field-Programmable Logic and Applications, 1997


[Wol-2012] Wolpert et al., Managing Temperature Effects in Nanoscale Adaptive Systems, Springer, 2012

[Fil-2001] Filanovsky et al., Mutual compensation of mobility and threshold voltage temperature effects with applications in cmos circuits," IEEE Transactions on Circuits and Systems, 2001

The temperature affects the propagation delay inside the FPGA.

I. Motivations

TEMPERATURE AND RADIATION EFFECTS




[Les-2005] Lesea et al., The rosetta experiment: atmospheric soft error rate testing in differing technology fpgas," IEEE Transactions on Device and Materials Reliability, 2005


[Ohl-1998] Ohlsson et al., Neutron single event upsets in sram-based fpgas," in Radiation Effects Data Workshop, 1998

Radiation particles can cause Single Event Upset and Single Event Transient in the FPGA.

I. Motivations

ELECTROMAGNETIC FIELD EFFECTS





[Deh-2012] Dehbaoui et al., Electromagnetic transient faults injection on a hardware and a software implementations of aes," in Fault Diagnosis and Tolerance in Cryptography (FDTC), 2012 Workshop on, Sept 2012

Electromagnetic field can induce timing errors in the FPGA design.

SUMMARY OF STATE OF THE ART


- ☐ Temperature ★★★:
 - □ Effects: Variation of the propagation delay.
 - Consequences: Could lead to timing errors under certain conditions.
 - □ Techniques exist to mitigate timing errors in FPGAs (Timing Error Recovery, Time Borrowing, etc.).
- □ Radiation ★★★:
 - □ Effects: Single event Transient and Single Event Upset (Single Event Effects).
 - □ Consequences: Modification of the FPGA functionality, propagation of a pulse toward a storage element.
 - □ Techniques exist to mitigate SEE in FPGAs (TMR, EDAC, BER, Scrubbing, etc.)
- □ Electromagnetic field ★☆☆:
 - ☐ Effects : Modification of the voltage
 - Consequences : Could lead to timing errors under certain conditions.
- ☐ The following limitations have been identified:
 - □ No link to quantify the effect of a given electromagnetic field on an FPGA.
 - □ No published work address the effect of unintentional electromagnetic field on FPGA.
 - Combined effects?

SUMMARY

- I. Motivations
- II. State of the Art
- III. Contributions
- **IV. Conclusion and Perspectives**

Field Coupling

Magnetic Field:




• Maxwell-Faraday :

$$\oint_C \vec{E} \cdot d\vec{\ell} = -\iint_S \frac{\partial \vec{B}}{\partial t} \cdot \vec{n} \, dS$$


- ☐ How to quantify the effects of electromagnetic Welchon =acut Place (Faraday's Law of Induction)
- —□ Some basies regarding field coupling — — — — — — — — -


Electric Field:



- Coupling is relative to the wavelength $(\lambda = c / f)$
- •Good coupling when conductor length = $\lambda/4$ (sometimes $\lambda/10$)

FIELD COUPLING AT IC LEVEL





☐ Motor frequency range up to ~ KHz. **□**Power Electronics up to hundreds of MHz.


At die scale, due to the micrometric size of the connections, magnetic field coupling is negligible.

Considering a 1 cm long leadframe + bonding :

$$\cdot \lambda => 30 \text{ GHz}$$

 $\cdot \lambda/4 = > 7.5 \text{ GHz}$

 $\cdot \lambda/10 => 3 \text{ GHz}$






Electric field coupling is also negligible.


In our electromagnetic environment, we can consider that it will be difficult to directly disturb the IC itself.



PCB tracks will be the principal carriers of noise.

FPGA TEST BOARD





Monitoring connector


Power Supply RF injection connector


IEC 62132-1


This board allows to:

- Perform TEM cell test.
- Vary FPGA voltage test (direct access to FPGA power supply pads).
- Monitor the response of the FPGA when applying disturbances.
- Temperature tests.

TYPE OF ERRORS








Timing

Propagation delay evaluation




1394-Inverter chain → Tdelay ~= 526 ns 1 inverter per LAB


Delay



RADIATED SUSCEPTIBILITY MEASUREMENT

IEC 62132-3: TEM Cell






Results:


- Applied up to 370 V/m at IC level.
- Frequency range 10 KHz to 1 GHz.
- No error observed, confirming the previous assumption.




PCB tracks will be the principal carriers of noise.




DPI Theory





DPI Setup



Oscilloscope

RF Generator


RF Amplifier

FPGA Board

Delay



QUANTIFY MAGNETIC FIELD EFFECTS




■ Maxwell-Faraday: $\oint_C \vec{E} \cdot d\vec{\ell} = -\iint_S \frac{\partial B}{\partial t} \cdot \vec{n} \, dS$


$$V_{EMI} = \omega \mu H_n S$$

 $V_{emi}(t) = 2.\pi.F.\mu_0.H_n.S \ sin(2\pi Ft)$ (Temporal evolution)


$$V_{emi_N}(t) = \sum_{i=1}^{N} 2.\pi . F_i . \mu_0 . H_n(F_i) . S \sin(2\pi F_i t)$$

- ☐ In the presence of a magnetic field, this magnetic field will couple onto the power supply plane and *induced a parasitic voltage*.
- ☐ That parasitic voltage is proportional to the *loop area* formed by the power supply lines, the *frequency* of the magnetic field and the *PDN transfer function* (Power Distribution Network).






SIMULATION RESULTS




I. Motivations

PROPAGATION DELAY EVALUATION



FPGA PARAMETRIC MODEL



□ The patterned lines represent the voltage variation (right axis),
 □ The solid lines represent the induced delay variation (left

@600 mm2:

axis),


- ☐ FPGA voltage variation from 1.1948 V to 1.2052 V. (~ 10,4 mV)
- □ Delay variation of -3.002 ps to 3.2297 ps at ambient temperature.
- For one LUT only.

DELAY CHARACTERIZATION

$$T_{plh} = \frac{C_L \left[\begin{array}{c|c} 2 V_{th,p} \\ \hline V_{dd} - V_{th,p} \end{array} + ln \left(3 - 4 \begin{array}{c} V_{th,p} \\ \hline V_{dd} \end{array} \right) \right]}{\mu_p C_{ox} \frac{W_p}{L_p} \left(V_{dd} - V_{th,p} \right)}$$

Temperature

Voltage





LUT block

A delay is associated to a voltage and a temperature.


The effect of an electromagnetic field is also dependant on the temperature.








A The induced voltage, in conjunction with the ambient temperature, could cause runtime errors!



DELAY CHARACTERIZATION



300 Delay, ns 100 50 -20 20 100 Voltage, V Temperature, °C

LUT block

Multiplier Block



Parameters of the ChipShouter:

- 1) Pulse voltage (up to 500v)
- 2) Pulse width
- 3) Pulse repeat
- 4) Pulse deadtime
- 5) 4 probe tips of varying size and polarities

At IC level we can modify:


- 1) Power (voltage)
- 2) Temperature
- 3) DUT (Design Under Test)

```
armed:q p
pulse width
                                        80ns .....[pulse width (nS)]
pulse width
                                        80ns (measured) ...[pulse width (nS)]
pulse repeat
                                        10000 Repeat .....[pulse repeat (tim
pulse deadtime
                                        500msec .....[pulse deadtime (m
```


I. Motivations

Experimental Setup







Perfect synchronisation in time and space to be able to reproduce the same effect at each injection compaign



Experimental Setup




Preliminary results for the Configuration Memory (SRAM)



Before radiation by EMFI

After radiation by EMFI and removing sensitive points (inducing reconfiguration)


Preliminary results for the Configuration Memory (SRAM)



Example of errors on the buffers at the outputs of inverters chains

Preliminary results for the SDRAM

```
# Debut de LECTURE de la memoire SDRAM
# FIN LECTURE.
debut d attente de 7s
fin de 7s
Cessez le feu
# Debut de LECTURE de la memoire SDRAM
il y a 9 error au total dans la SDRAM
il y a 10 error au total dans la SDRAN
# FIN LECTURE.
debut d attente de 7s
fin de 7s
Cessez le feu
# Debut de LECTURE de la memoire SDRAM
il v a 1 error au total dans la SDRAM
il v a 8 error au total dans la SDRAM
il y a 9 error au total dans la SDRAM
il y a 10 error au total dans la SDRAM
# FIN LECTURE.
debut d attente de 7s
fin de 7s
Cessez le feu
```



8 MB SDRAM

Different pattern of data:

0xFFFF FFFF

0x0000 0000

0xF0F0 F0F0

0xFF00 FF00

0xFFFF 0000

Etc...

```
# Debut de LECTURE de la memoire SDRAM:
il y a 1 error au total dans la SDRAM
il v a 2 error au total dans la SDRAM
il v a 3 error au total dans la SDRAM
il v a 4 error au total dans la SDRAM
il y a 5 error au total dans la SDRAM
il y a 6 error au total dans la SDRAM
il v a 7 error au total dans la SDRAM
il y a 8 error au total dans la SDRAM
il v a 9 error au total dans la SDRAM
il y a 10 error au total dans la SDRAM
# FIN LECTURE.
debut d attente de 7s
fin de 7s
Cessez le feu
# Debut de LECTURE de la memoire SDRAM:
il y a 1 error au total dans la SDRAM
il y a 2 error au total dans la SDRAM
il y a 9 error au total dans la SDRAM
il y a 10 error au total dans la SDRAM
# FIN LECTURE.
debut d attente de 7s
```

Problem of reproducibility of results !!!

SUMMARY

- **Motivations**
- II. State of the Art
- III. Contributions
- **IV.** Conclusion and Perspectives

CONCLUSION

| ☐ The aim of this work is to ensure t | he reliability of FPGAs when used i | in the drive-system of an electric car. |
|---------------------------------------|-------------------------------------|---|
|---------------------------------------|-------------------------------------|---|

- □ In this work, we improved the state of the art by studied how an electromagnetic field affect an FPGA and a methodology has been proposed to quantify the effects.
- ☐ EMFI is a good solution for rapid validation of proposed mitigation techniques

PERSPECTIVES

- □ Flash-based FPGAs can also benefit from the developed methodologies as they are sensitive to voltage and temperature variation.
- □ Combined effects of electromagnetic field, temperature and radiation hasn't been analyzed, but the methodologies have been developed to offer the possibility to be extended to these effects as presented.

Thank you!