

# DAQ @ 40 Tbit/s

## Physics in LHC and Beyond

Based on slides by Tommaso Colombo  
Niko Neufeld, CERN


Matsue, Japan

(talk given remotely)

May 2022

# Triggered readout for high rate experiments

- Suppose you have a million channels sampled at 10 MHz
- A typical approach would be like in the opposite drawing
- There are many variations of this scheme
- The trigger is crucial in that it limits the rate at which data are digitized and put into the readout FIFO
- The “Delay” in practice will be some kind of analogue buffer



- The “Delay” in practice will be some kind of analogue buffer


# Disadvantages of a trigger

- Hard real-time logic is introduced → very difficult to use general purpose compute (CPU, GPU)
- A buffer is needed with a local selection mechanism → complexity on the front-end
- Often there is a (painful) compromise necessary between cost, power-consumption, complexity and selectivity
- Custom-trigger logic is often not easy to adapt or to maintain
- In experiments with many channels a trigger is only really “saving” something if it can work with a (small) subset of the total data, otherwise one must solve the problem, to be avoided in the first place (i.e. the “full readout at high rate”)
- Specifically for hadron colliders: radiation tends to exacerbate many of these problems!

To be sure: all of these can be overcome – at a cost, and not all apply to all experiments.


# Reducing the problem: 0-suppress in the front-end

- Reintroduces some complexity to the front-end (but offloads the back-end from this task)
- For high granularity detectors can greatly reduce the number of DAQ links




# Removing the trigger

- Great simplification of the front-end (shown for the synchronous case, asynchronous would use some local clock)
- Needs a large number of (high band-width) links between front-end / on-detector and back-end / off-detector
- A lot of zeroes are sent :-)



# Example: 4.5 – 10 Gbit/s front-end GBT over Versatile Link




Credit:  
P. Moreira  
S. Baron  
(CERN)

# An Example

- The LHCb read-out for LHC Run3
- Trigger-free, single-stage read-out
- How is it made?
- What does it cost :-)?
- What does one gain?

# LHCb Upgrade 1

- Single-arm forward spectrometer at the LHC
- p-p bunch crossing rate:  
40 MHz (about 30 MHz colliding bunches)
- Luminosity:  
 $2 \times 10^{33} \text{ cm}^{-2} \text{ s}^{-1}$







# Trigger-less readout: why?

- With traditional calorimeter+muons trigger:  
Increase in luminosity  
 $\neq$   
increase in “interesting” events
- As luminosity grows, thresholds must be increased to keep rate constant
- Trigger inefficiency from higher thresholds is not compensated by higher lumi

Low level trigger yield vs Luminosity ( $\text{cm}^{-2} \text{s}^{-1}$ )  
for a trigger rate of 1 MHz



# Trigger-less readout: when?




# Trigger-less readout: how?

- Spectrometer geometry:  
fibres/cables are not "in the way"
- Relatively low radiation levels allow relaxed radiation-hardness requirements for FPGAs in many detector front-ends
- Zero-suppression on the detectors
- Total event size comparatively small (~100 kB)
- **Bonus:**  
software trigger can do online selection with offline-like reconstruction




# Data-processing and selection

- Two stages of software filtering:
  - 1) "HLT1" on GPGPUs
  - 2) "HLT2" on CPUs
- Large storage buffer to decouple the two
- Calibration and alignment are performed "semi-live", while the data are buffered



# System overview



# Back-end: PCIe40

A single custom-made FPGA board for DAQ and Control

- Based on Intel Arria10
- 48x10G-capable transceivers on 8xMPO for up to 48 full-duplex Versatile Links
- 2 dedicated 10G SFP+ for timing distribution
- 16x PCIe 3.0



# One board, many firmware personalities

## 478 Readout Boards (TELL40)


- Data Acquisition
- First pre-processing of the data
- E.g.:
  - Re-ordering and separation on event boundaries of streaming data
  - Hit clustering



# Event builder server





- 2 AMD EPYC 7002-series CPUs
  - PCIe 4.0
  - 8+8 DDR4 channels
- 3 readout boards
- 2 InfiniBand 200G NICs
- Up to 3 GPUs
- 512 GiB RAM (buffer to decouple 2 stages of data-flow)







# Software Stack



# Challenges for EB servers

Memory subsystem pushed to the limits! RDMA is crucial.




# Event builder networks




32 Tb/s

1 Tb/s



# Timing and Fast Commands

- Synchronously driving the Front-End electronics over GBT
- 10G-PON for efficient Back-End signal distribution and fixed phase clock recovery
- Partitioning for debugging and commissioning



# Challenges for the EB network

- Needs to collect data from 478 readout boards into a single "location"
- And hand it over to GPGPUs + CPUs for further processing
- Want high link-load (keeping costs low)
- Want to use some kind of remote DMA to reduce server-load
- Traffic is inherently congestion-inducing
  - Our solution: careful application-level traffic scheduling
  - Specialized routing algorithm for our network topology (fat tree)

# Event building, a.k.a. MPI\_Alltoall

- Traffic pattern is *all-to-all gather*:  
For each event, one “builder” server receives fragments from all servers
- Schedule: linear shift
  - With N servers, the transfer of N events is divided into N phases
  - In every phase each server exchanges data with only one server
- If the start of a phase is synchronized, and the network is non-blocking  
→ **no link conflicts!**






Image credit: B. Prisacari et al.

# Scalability on InfiniBand




Tested at the  
Goethe-HLR  
HPC cluster  
(InfiniBand 100G)

- Two-way osu\_bw
- a2a\_sync\_mpi
- daqpipe / linear shift
- daqpipe / random

With the right  
traffic  
shaping,  
almost  
perfect

# Scalability on InfiniBand



Tested on the  
CMS DAQ  
(InfiniBand 56G)

Very good  
scalability  
with almost  
200 nodes



# Why InfiniBand?

- Remote DMA is crucial for EB server performance:
  - RDMA implementations do not like packet drops: either deep buffers or good flow control are needed.
  - Deep buffers @ 100G = expensive.
  - **Many Ethernet flow-control bugs found on available reference platforms.**
- **Could never get access to a really big Ethernet test system:**  
Network congestion issues only appear at scale.  
For InfiniBand we have used super-computer sites.
- **Lowest risk&cost solution – at technology decision early 2020 – is InfiniBand**  
**With additional effort & time, no doubt that also RoCEv2 can be made to work**

# Summary


- LHCb can do and afford a full read-out at bunch-crossing rate
- Single stage synchronous readout built around a single flexible FPGA board
- AMD Rome (PCIe Gen4) based servers make compact, very-high-I/O event-builder, connected with 200 Gb/s InfiniBand
- Event-selection is entirely in software to maximize physics yield, increase the amount of data collected, flexibility and minimize cost
- The system is very well scalable, by up to 3 a factor without any substantial changes

# Further improvements & R&D

- “In-flight” processing, by processing on CPU/GPU while receiving /transmitting data (independent of host) (a la “Bluefield”)
  - Particularly interesting if data-reduction can be achieved to save memory and/or network bandwidth
- Direct transfer on PCIe / CLX → save memory bandwidth in host

# Additional Material

# Front-end: GBTx multiplexing



- GBT/Frontend interface: Electrical links (e-link)
  - Serial, bidirectional
- Up to 40 links per ASIC
- Programmable data rate: 40×80, 20×160, or 10×320 Mb/s

Credit:  
P. Moreira  
(CERN)