
Intel[®] Software Tools Training, CERN, 2-3 March 2022

Intel® Advisor Vectorization and Roofline Analysis

Klaus-Dieter.Oertel@intel.com



Intel[®] Advisor for High Performance Code Design Rich Set of Capabilities



Vectorization Analysis



Intel[®] Advisor – Vectorization Advisor

Get breakthrough vectorization performance

- Faster Vectorization Optimization:
 - Vectorize where it will pay off most
 - Quickly identify what is blocking vectorization
 - Tips for effective vectorization
 - Safely force compiler vectorization
 - Optimize memory stride

- The data and guidance you need:
 - Compiler diagnostics + Performance Data + SIMD efficiency
 - Detect problems & recommend fixes
 - Loop-Carried Dependency Analysis
 - Memory Access Patterns Analysis

FILTE		Loo	ps And Functio		II Threads 🔻					٥	ff	Sma	rt Mode	° El Ai	DVISOR 2	م 018	Optimize for AVX-512
RO	+ - Function Call Sites and Loops	٨	@ Vector	Self Time -		Total	Туре	FLOPS	>	Why No		ed Loops			_ mp	>	with/without
ROOFLINE		•	Issues	Sen Three		Time	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	GFLOPS	AI	Vectorization?	Vector	Efficiency	Gain	VL	Counts		•
Ī	± [™] [loop in S252 at loops90.f:1172]	✓	💡 1 Possible	3.129s	7.0%	3.129s	Vectorized	0.191	0.115	1 vectorizat	AVX2	17%	1.36x	4; 8	99; 6; 1; 1		access to
	☑ ⁽⁵] [loop in S2101 at loops90.f:1749]	✓	2 Possible	2.765s	6.2%	2.765s	Scalar	0.1421	0.067	vectorizatio					12		AVX-512
	± [™] [loop in s442_\$omp\$parallel_for		💡 1 Ineffecti	1.492s	3.4%	1.492s	Vectorized+	0.5861	0.165		AVX2	14%	1.09x	8	30; 1; 3		hardware
				1.108s 2.	.5%	1.108s	Vector Funct	3.9111	0.156		AVX2						Ilaluwale
	± [™] [loop in S353 at loops90.f:2381]		9 1 Possible	0.989s 2.2	2%	0.989s	Vectorized (2.0231	0.134		AVX2	27%	2.16x	8	6; 4; 1	~	
	< >	<														>	

Part of oneAPI Base Toolkit

software.intel.com/advisor

Amdahl's law


$$S_{total} = \frac{100\%}{(100\% - p) + \frac{p}{s_p}}$$


S = speedup (in parallelized part or total)

P = proportion of execution time that benefits from parallelization

Example: P=80%, s_p=16 [AVX-512] => S_{total}=4


Amdahl's law





The Right Data At Your Fingertips


Get all the data you need for high impact vectorization



Get Faster Code Faster!

Vector Efficiency: All The Data In One Place My "performance thermometer"


							Liopsed t	1110.0,013
Loops	Vecto	Efficiency 🔺	Estimated Gain	Vect	Co	Traits	Vector Widths	Self Time
⊪ ⊍ [loop at lbpSUB.cpp:1280 in fPropagationS	AVX	13%	0,53	4	0,53	Blends; Extracts; Inserts; Shuffles	128/256	2,312s 🗖
⊞ 🕘 [loop at lbpGET.cpp:152 in fGetFracSite]	AVX	30%	2,38	8	2,34	Blends; Inserts; Masked Stores	128/256	0,030s l
⊞ 🕘 [loop at lbpGET.cpp:42 in fGetOneMassSite]	AVX	36%	2,86	8	2,79		256	0,100s l
🗄 🕘 [loop at lbpGET.cpp:78 in fGetTotMassSite]	AVX	36%	2,86	8	2,79		256	0,010s l
🗄 🕘 [loop at lbpGET.cpp:334 in fGetOneDirecSp	AVX	38%	3,05	8	2,97	Type Conversions	128/256	0,011s I
₃>⊍ [loop at lbpBGK.cpp:840 in fCollisionBGK]	AVX	100%	2,05	2	2,05		128	0,080s l



- Auto-vectorization: affected <3% of code
 - With moderate speed-ups
- First attempt to simply put #pragma simd:
 - Introduced slow-down
- Look at Vector Issues and Traits to find out why
 - All kinds of "memory manipulations"
 - Usually an indication of "bad" access pattern

Survey: Find out if your code is "under vectorized" and why

What are peels and remainders?



Spend your time in the most efficient place! A typical vectorized loop consists of...

Fastest!

- Optional peel part
 - Used for the unaligned references in your loop. Uses Scalar or slower vector.
- Main vector body
 - Fastest among the three!
- Remainder part
 - Due to the number of iterations (trip count) not being divisible by vector length. Uses Scalar or slower vector.
- Larger vector register means more iterations in peel/remainder
 - Make sure you align your data! (and you tell the compiler it is aligned!)
 - Make the number of iterations divisible by the vector length!


Less

Fast

Get Specific Advice For Improving Vectorization

Intel® Advisor – Vectorization Advisor

12



Critical Data Made Easy Loop Trip Counts

Knowing the time spent in a loop is not enough!

Program time: 12.82s Vectorized	Not Vectorized	R FUT	n: All I	Module	s		¥	All Sources 🛛 🗸		٩		
	C 11 T	TIL		Q	Trip Cour	its		«	Compiler Vector	ization		
Function Call Sites and Loops	Self Time 🕶	Total Time	٠	¥	Median	Min	Max	Call Count	Loop Type	Why No Vectorization		
🛛 💟 [loop at Multiply.c:53 in matvec]	11.898s 💳	11.898s 💳		<u> </u>					Collapse	Collapse		
i> 🔽 [loop at Multiply.c:53 in matvec]	11.851s 💳	11.851s 🔲		<u>@1</u>	101	101	101	12000000	Vectorized (Body) vector dependence p		
i> 🔽 [loop at Multiply.c:53 in matvec]	0.047s l	0.047s l			3	3	3	1000000	Vectorized (Body)		
[loop at Multiply.c:53 in matvec]	0.413s I	0.413s l			101	101	101	2000000	Scalar			
💵 🔽 [loop at Multiply.c:45 in matvec]	0.109s	12.373s 🗔		<u> </u>					Expand	Expand		
>[loop at Driver.c:146 in main]	0.016s l	12.483s 💳		@ <u>1</u>	1000000	1000000	10	0 1	Scalar	vector dependence p		
1.1 Find Trip Counts Check actual Find how many iterations are executed. Check actual Image: Constant set of the								is iteratir times bu d > millio times	t o n tii	Since the loc called so ma times it would a win if we c		

Software and Advanced Technology Group (SATG)

e

Why No Vectorization? Intel Advisor – Vectorization Advisor

	Elapsed time: 125.72s Image: Vectorized Image: Vectorized Image: Vectorized FILTER: All Modules All Sources Loops And Functions All Threads									OFF	Sr	nart M	ode? NTELA	DVISOR	م 2019
	Summary 🗞 Survey & Roofline 📲 Refinement Reports														
ROOFLINE	+	 Function Call Sites and Loops 		@ Perfor	Self Time 🕶	Total Time	Туре	Why No	Vectori	zed Loops			~	Instruction	
臣		· ·		Issues			Vectorization		Vect	Efficiency	Gain	VL	Com	Traits	Da
I R	ЪQ	[loop in main at roofline.cpp:295]			18.538s 📖	18.538s 0	Vectorized (Bo		AVX	~100%	5.34x	4	5.34x		Flo
	<mark>ک</mark> ک	[loop in main at roofline.cpp:310]			18.394s 💳	18.394s 0	Vectorized (Bo		AVX	~100%	5.34x	4	5.34x		Flo
	20	[loop in main at roofline.cpp:221]			14.741s 🗆	14.741s I	Scalar	🖬 novector dir.	_						Flo
	۵	[loop in main at roofline.cpp:234]			11.117s 🗖	11.117s I	Scalar	novector dire							Flo
	۵	[loop in main at roofline.cpp:173]	\checkmark		10.788s 🔲	10.788s I	Scalar	novector dire							Flo
	۵ 0	[loop in main at roofline.cpp:125]	\checkmark		10.427s 🗖	10.427s I	Scalar	novector dire							Flo 🖵
		▶	•												•
		Tan Davin Carla Analitica Area		P Recomme	and all strength of the	Why No Vecto	instinu 2	_							
Sou		1	mbly	& recomme		why No vecto	nzation:								
File:		ine.cpp:221 main													
Line	e			So	ource				Total Tim	e % L	oop/Funct	ion Tir	me %	Traits	;
210		#IIGEI G3_A03_SCALAK													
217	+	for (int r = 0; r < REPEA	T_1; r	:++)											
218		{													
219		#pragma unroll (UNROL	L_COUN	T)											
220 221	Ξ	<pre>#pragma novector</pre>		TOD 1. 4.					2.00			147	44		
221		for (int i = 0; i < A		_	+)				2.00	5		14.7	41s 📃		
		Scalar loop. Not vector			directive	used									
		Loop was unrolled by 2	.12eu.	novector	arrecurve	useu									
222		boop was unforted by 2													
							Select	ed (Total Time):	2.00	2s					-
	•							►	•						•

Data Dependencies

Is it safe to force the compiler to vectorize?

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Sector Enable vectorization

Potential performance gain: Information not available until Beta Update release

Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a <u>directive</u>.


ICL/ICC/ICPC Directive	IFORT Directive	Outcome
#pragma simd or #pragma omp simd	IDIR\$ SIMD or ISOMP SIMD	Ignores all dependencies in the loop
#pragma ivdep	IDIR\$ IVDEP	Ignores only vector dependencies (which is safest)

Read More:

- <u>User and Reference Guide for the Intel C++ Compiler 15.0</u> > Compiler Reference > Pragmas > Intel-specific Pragma Reference >
 - ivdep
 - omp simd

Is It Safe to Vectorize?

Loop-carried dependencies analysis verifies correctness



Find vector optimization opportunities

Memory Access pattern analysis







for (i=0; i<N; i++)
 point[i].x = x[i]</pre>



Variable stride access

for (i=0; i<N; i++)
 A[B[i]] = C[i]*D[i]</pre>






[♀₌] Check memory access patterns for the outer loop

This loop has inefficient memory access patterns. If the memory access patterns are more efficient for the outer loop, reorder the loops if possible.

Improve Vectorization

Memory Access pattern analysis

🤗 Summary 🛭 😂 Survey Report 🍅 Refinement Re	еро	orts 💧 Annotation R	eport 🛛 🌵 S	uitability Report		
Elapsed time: 8,52s Vectorized Not Vectorized	1				s V	
Function Call Sites and Loops	6	Select loc interest	ops of		Loop Туре	Why No Vectorization?
= 🖲 [loop at fractal.cpp:179 in <lambda1>::op</lambda1>		₽ 4 /or	0,013s	12,020s	Collapse	Collapse
🔹 🛄 [loop at fractal.cpp:179 in <lambda1>::o 📃</lambda1>		🔀 <u>=</u> Serialized use	0,013s l	11,281s	Vectorized (Body)	
i> ॑ [loop at fractal.cpp:179 in <lambda1>::o</lambda1>	/	💡 2 Data type co	0,000s l	0,163s I	Peeled	
₃> 🖱 [loop at fractal.cpp:179 in <lambda1>::o 📘</lambda1>	/	💡 👱 Data type co	0,000s l	0,576s I	Remainder	
i> ॑ [loop at fractal.cpp:177 in <lambda1>::oper</lambda1>			0,010s l	12,030s	Scalar	




Roofline in Intel® Advisor



What is a Roofline Chart?

- A Roofline Chart plots application performance against hardware limitations.
 Performance (GFLOPS)
 N Q A A X II Use Single-Threaded Roofs
 - Where are the bottlenecks?
 - How much performance is being left on the table?
 - Which bottlenecks can be addressed, and which should be addressed?
 - What's the most likely cause?
 - What are the next steps?



Roofline first proposed by University of California at Berkeley: <u>Roofline: An Insightful Visual Performance Model for Multicore Architectures</u>, 2009 Cache-aware variant proposed by University of Lisbon: <u>Cache-Aware Roofline Model: Upgrading the Loft</u>, 2013

What is the Roofline Model?


Do you know how fast you should run?

- Comes from Berkeley
- Performance is limited by equations/implementation & code generation/hardware
- 2 hardware limitations
 - PEAK Flops
 - PEAK Bandwidth
- The application performance is bounded by hardware specificationsArithmetic IntGflop/s= min{Platform PEAK
Platform BW * AI(Flops/Bytes)


Arithmetic Intensity

DRAWING THE ROOFLINE

Defining the speed of light



Ultimate Performance Limits



Roofline Metrics

- Roofline is based on FLOPS and Arithmetic Intensity (AI).
 - FLOPS: <u>Fl</u>oating-Point <u>Op</u>erations / <u>S</u>econd
 - Arithmetic Intensity: FLOP / Byte Accessed



Collecting this information in Intel® Advisor requires two analyses.




Shortcut to run Survey followed by Trip Counts + FLOPs

Runs system benchmarks and collects timing data.

Collects memory traffic and FLOP data. Must be run separately due to higher overhead that would interfere with timing measurements.

The Intel® Advisor Roofline Interface

- Roofs are based on benchmarks run before the application.
 - Roofs can be hidden, highlighted, or adjusted.
- Intel[®] Advisor has size- and color-coding for dots.
 - Color code by duration or vectorization status
 - Categories, cutoffs, and visual style can be modified.




Roofline with call stacks




Self Data vs Total Data

- The original Roofline used only **self data**: only work done directly is recorded.
- The Roofline with call stacks uses both self data and total data, which includes work done in functions or loops called as well as work done directly.




Reading the Roofline with Call Stacks Visualizing the Call Chain

- Arrows indicate relationships between do
- X is called directly by Y.
- X directly calls Z




The selected yellow dot was called by the gray dot, and it calls the red and green dots.

The call stack displays the call chain for the selected loop. Clicking an entry causes it t greater flash on the Roofline for easy identificatio



Selecting the green dot shows that it is called by the yellow dot, and doesn't call anything itself.




Reading the Roofline with Call Stacks

Expanding and Collapsing Outer Loops

Collapsing and expanding dots switches between self- and total-data mode.

Dots with no self data are grayed out when expanded and in color when collapsed.

Dots that have self data have the appearance and location based on it when expanded, with a halo of the size related to their total data.



When collapsed, their appearance and location changes to reflect the total data.

Memory-level Roofline Model




The Roofline Model with Intel® Advisor

- First Implementation: Cache-Aware Roofline Model (CARM)
 - Based on instrumentation
 - 2 runs, one for sampling, timing loops & functions (low overhead), second one for instrumentation
 - Algorithmic version of the Roofline Model; optimization usually doesn't impact AI
 - Seally powerful to characterize an algorithm
 - Out easy to interpret
- New Implementation: Memory Level roofline (MLR)
 - Based on cache simulation, evaluate the traffic between each memory subsystem (L1/L2/LLC/DRAM)
 - [©] Much closer to the original Roofline model, provide meaningful information for improvement
 - Requires more time to run


Memory Level Roofline

- Single loop generates up to 4 dots
 - Same performance for each dot (it's the same loop) but with different data transfers




- What can we expect?
 - Due to data locality : AI(L1) =< AI(L2) =< AI(L3) =< AI(DRAM)</p>
 - This only applies in general if you do unit-strided access

Memory-Level Roofline Model in Intel® Advisor



How to Interpret Your Current Limitation?



GUI and Command Line



Get Roofline data using GUI

		[miniGhost - Project Properties	×
	C:\Work\projects\miniGhost - Intel A	Advisor	Analysis Target Binary/Symbol Search Sour	ce Search	
File View Help			E Survey Analysis Types	Launch Application V	
🚺 🖄 🖆 📴 📴 🖪 🕨 🖿 Start Survey A	Analysis 🗸 🛱 🕐		Survey Hotspots Analysis Trip Counts and FLOP Analysis	Specify and configure the application executable (target) to analyze. Press F1 for more deta	ils.
Welcome e000 ×			Suitability Analysis	User-defined environment variables:	^
Vectorization Threading	👩 Elapsed time: 4,83s 😽 🙆 Vect	orized 🛛 🖉 Not Vectorized 🍼	Refinement Analysis Types	Modify	
Workflow Workflow	FILTER: All Modules 👻 All Sources	Loops And Functions	Dependencies Analysis	Child application:	
OFF Batch mode	📱 Summary 🤌 Survey & Roofline 📲	Refinement Reports		Analyze loops that reside in non-executed code paths	
Run Roofline [®]	Performance (GFLOPS)	▶ 🔍 🖑 ♦ 		Analyze Python loops and functions	
Collect	2 100 2 100	211		Modules: O Include only the following module(s)	
Enable Roofline with Callstacks	10 - 1 Bandwidth: 357.00			Exclude the following module(s) Modify	
1. Survey Target	L2 Bandwidth: 50.7 GBJ sev				
🖏 Collect 🕅 🖿 🛄	L3 participation 11.04 C				
	0.1			✓ Collect information about Loop Trip Counts ✓ Collect information about FLOP, L1 memory traffic, and AVX-512 mask usage	
Mark Loops for Deeper Analysis					
Select checkboxes in the Survey & Roofline tab to mark loops for other Advisor analyses.	🛛 🛛 👷 Commar			Use MPI launcher	
0 1 loop is marked	Source Top Created	OV GUI nendations		<u>الــــــــــــــــــــــــــــــــــــ</u>	
1.1 Find Trip Counts and FLOP	Self GFLOP	erations Per S LOP / Self El	٢ >		*
Gollect 🕅 🖿 💽	Total GFLOPS 1,06375	Giga Floating-point Operations Per S Total GFLOPS = Total GFLOP / Total		OK Cance	2
✓ Trip Counts	Self Al 0,12500	Self AI - Self Arithmetic Intensity - R Floating-Point Operations To Self L1	Tansierreu bytes		
2.1 Check Memory Access Patterns	Total Al 0,12500	Total AI - Total Arithmetic Intensity - Ra Floating-Point Operations To Total L1 1			
🖡 Collect 🖿 📘	Self GFLOP 0,41943	Giga Floating-Point Operations, Not In Functions Called In The Loop Or Func			
<u>∽</u>	Total CELOP 0,41943	Giga Floating-Point Operations Of Fun Callees	nction/Loop And Its		
G Re-finalize Survey	Self FLOP Per Iteration 32	Floating-point Operations Per Loop Ite			
C Re-mailze Survey		Elapsed Time Is The Exclusive (Self-T	ime-Based) Wall 🗸		

Get roofline data using **command line**. Example:

- Roofline collection runs executable twice implicitly: survey and tripcounts advisor -collect roofline -project-dir <dir> -- <app> <params>
- Alternative method collects survey and tripcounts explicitly, required for MPI! advisor -collect survey -project-dir <dir> -- <app> <params> advisor -collect tripcounts -flop -project-dir <dir> -- <app> <params> Additional flags for tripcounts, e.g.: -stacks, -enable-cache-simulation (see -help collect)
- Analyze roofline and other Advisor data in the GUI advisor-gui <dir>

Resources



References

Roofline model proposed by Williams, Waterman, Patterson: <u>https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-134.html</u>

"Cache-aware Roofline model: Upgrading the loft" (Ilic, Pratas, Sousa, INESC-ID/IST, Thec Uni of Lisbon) http://www.inesc-id.pt/ficheiros/publicacoes/9068.pdf

Advisor Resources

Intel[®] Advisor

- Product page overview, features, FAQs...
- What's New?
- Training materials <u>Cookbook</u>, <u>User Guide</u>, <u>Tutorials</u>
- Support Forum
- Priority Support Online Service Center

Additional Analysis Tools

- <u>Intel[®] VTune[™] Profiler</u> performance profiler
- Intel[®] Inspector memory and thread checker/ debugger
- Intel[®] Trace Analyzer and Collector MPI Analyzer and Profiler


All Development Products

Intel[®] oneAPI Toolkits









Notices & Disclaimers

Performance varies by use, configuration, and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Backup



Running Intel Advisor with MPI

- Example: Collect from middle rank of 3x3x3 cube of processes: mpirun -n 27 advisor -collect survey-project-dir <dir> <app> mpirun -n 13 <app> \ : -n 1 advisor -collect survey -project-dir <dir> <app> \ : -n 13 <app>
- Intel MPI-specific (adding corner rank and middle surface rank): mpirun -gtool "advisor -collect survey -project-dir <dir> :1,5,14" \ -n 27 <app>
- or using the environment variable I_MPI_GTOOL:

```
export I_MPI_GTOOL="advisor -collect survey --project-dir <dir> :1,5,14"
mpirun -n 27 <executable>
```

Non-Intel Compilers



Advisor works with GCC and Microsoft Compilers

Adds bonus capabilities with the Intel Compiler

- Advisor using GCC, Microsoft or Intel Compiler:
 - Finds un-vectorized loops
 - Analyze SIMD, AVX, AVX2, AVX-512
 - Dependency Analysis safely force vectorization with a pragma
 - Memory Access Pattern Analysis optimize stride and caching
 - Trip Counts
 - FLOPS metrics with masking
 - Roofline Analysis balance memory vs. compute optimization

- Intel Compiler Adds:
 - Usually better optimized vectorization
 - Better compiler optimization messages
- Intel Advisor with Intel Compiler Adds:
 - Finds inefficiently vectorized loops and estimates performance gain
 - Compiler optimization report messages displayed on the source
 - More tips for improving vectorization
 - Optimize for AVX-512 even without AVX-512 hardware