





Design and implementation of Zstd compression algorithm for HEP data processing based on FPGA

Xuyang Zhou (zhouxuyang@ihep.ac.cn)

Computing Center, Institute of High Energy Physics, CAS

2022-10-25



1 Introduction

2 Implementation

3 Summary and next steps

.....



•Massive experimental data of high energy physics & I/O bottleneck

- PB or even EB level data
- The I /O bottleneck has become one of the main problems faced by high-energy physical data processing.
- •ROOT is to directly use the CPU of the computing cluster for compression
- •Computational Storage is a "storage computing" technology
- •We design a new architecture of Zstd compression kernel based on FPGA, and combine it with ROOT software framework



LHAASO Introduction

•LHAASO (Large High Altitude Air Shower Observatory) is the highest, largest and most sensitive cosmic ray detector in the world

- •LHAASO: About 9PB per year
 - **WCDA** : ~ 10TB/day
 - KM2A : ~ 2.5TB/day
 - **•** WFCTA : ~ 300GB/day



WFCTA



KM2A



LHAASO Decode

- The LHAASO data decoding task is to convert the data acquired by the DAQ system into a ROOT file
- The data compression takes more than 1/3 of the time
- •LHAASO's experiment requires that all events be stored in offline analysis
- Challenges
 - CPU pressure, computing cluster queuing, slow compression...



•Zstd is a fast lossless compression algorithm created by Facebook, targeting real-time compression scenarios at zlib-level and better compression ratios



GitHub - facebook/zstd: Zstandard - Fast real-time compression algorithm



Why do we do this?

- •Explore the new data processing mode under the "storage and computing integration" architecture
- Explore and research the integration of computational storage technology and FPGA heterogeneous data processing
- In this case, we use Zstd algorithm
- Using FPGA to accelerate algorithm is
 - the trend in the future
 - Iarge number of CU and much faster than CPU
 - Programmable, flexible circuit modification
 - Power efficiency ratio better than GPU



Zstd vs other compress algorithms in ROOT



1 Introduction

2 Implementation

3 Summary and next steps

.....

.....



- •FPGA part : Implement the Zstd algorithm
- •HOST part : The operation of other parts of data decoding
- •FPGA and Host communicate via PCIe





Zstd Based on FPGA

•Use Vitis HLS to implement the Zstd algorithm kernel on U200

Module Flow Chart





DataMover Module(1/2)

•Three protocols are used:

- AXI: The data is accessed by the kernel through memory(DDR)
- AXI-Stream: Data transmission between kernels
- AXI-Lite: Register reads/writes

• DataMover Module Process

- 1. Read data(512 bits) from device DDR
- 2. Convert the data to AXI-Stream format and transfer it to the Compress module
- 3. Then convert the AXI-Stream to data(512 bits), then write to device DDR



DataMover Module (2/2)

M_AXI

Interface	Data Width (S	SW->HW)	Addres	s Width	Latency	Offset	Register	Max Widen Bitwidth	Max Read Burst Length	Max Write Burst Length	Num Read Outstanding	Num Write Outstanding
m_axi_gmem	51	2 -> 512		64	64	slave	0	512	16	16	16	16
S_AXILITE								+				
Interface	Data Width	Address	Width	Offset	Register				Interfa	ace parameters	5	
s_axi_control	32		6	16	0							
AXIS												
Interface	Register Mode	TDATA	TKEEP	TLAS	T TREADY	TSTRB	TVALID					
destStream	both	64	8	1	1 1	8	1					
origStream	both	64	8	1	1 1	8	1					





Compress Module (1/2)

• Consist of LZ77, Huffman coding and FSE coding

- 1. Perform LZ77 compression in parallel after splitting the data
- 2. Huffman coding and FSE coding:
 - a. Sequence stream coding
 - b. Literal stream Huffman coding, then FSE coding
 - c. a and b execute in parallel





AXIS

ZstdCompress Module (2/2)

•Three HLS pragma

- pragma HLS dataflow: Task-level pipelining
- pragma HLS pipeline: Allow the concurrent execution
- pragma HLS unroll: unroll loops for parallelism



Interface	Register Mode	TDATA	TKEEP	TLAST	TREADY	TSTRB	TVALID
axiInStream	both	64	8	1	1	8	1
axiOutStream	both	64	8	1	1	8	1







Host and FPGA data interaction

• ROOT compression

- Compress one basket size at a time
- A serial process by default
- Suitable for large clusters sharing computing resources

• Our method

- Spatial Data Parallelism: Increase Number of Compute Units
- Temporal Data Parallelism: Host-to-Kernel Dataflow



Temporal Data Parallelism

OpenCL

Spatial Data Parallelism



Compression Effect

• Environment for testing

- HOST: 2 x Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz, memory: 128GB
- FPGA : Xilinx Alveo U200
- **ROOT** : 6.22/06
- Zstd : v1.5.2

• Raw data: 960MB \rightarrow ROOT data: 389MB

- KM2A Decode :
 - ◆ Total time :11.9s
 - Compress time:5.6s
- FPGA Zstd :
 - Time :1.9s



The compression speed of FPGA zstd is about 3 times that of software zstd



1 Introduction

2 Implementation

3 Summary and next steps

.....



- •FPGA Zstd compression speed is much faster than software Zstd
- •We have preliminarily implemented the application of Zstd algorithm based on FPGA in LHAASO-KM2A detector
- •Focuses more on compression rather than decompression, only compression has been completed now



- Divide the DataMover module into two modules: DataMoverIn module and DataMoverOut module
- Try to use FSE coding only to achieve faster compression speed
 - Cannot use the general software zstd to decompress it, but it is acceptable
 - Migrate the algorithm to our own customized server for online use.





Thank You! Questions?