


Michael Goodrich , Carl Timmer, Vardan Gyurjyan, David Lawrence , Graham Hayes (JLAB) Yatish Kumar , Stacey Sheldon (ESnet)





EJFAT = Edge to Core System Architecture: Workflows Steered by AI/ML






2



Channel Aggregation + Three Tier Horizontal Scaling




LB: Xilinx U280 FPGA (PCIe) + Host

- **Data Plane** (DP): FPGA FW = RTL + P4
 - Packet Filtering, ARP, Ping
 - P4: Data Base for UDP Hdr Rewrites
- **Control Plane** (CP): Host
 - DP DB Maintenance

FPSC

- Monitor Network / Core Telemetry
- AI/ML Steerage / Feedback
 - Upstream: Experiment / DAQ
 - Downstream: Core Computing
 - Core Resource Provisioning









Load Balancer:


User Interface



LB Data Plane (FPGA): Network / Calendar Setup



LB Data Plane (FPGA): Destination Setup for Each Epoch






Epoch: Contiguous Event ID Subspace

7



LB Data Plane (FPGA): Packet Processing











LB Control Plane (FPGA Host):



Since Set Jefferson Lab




Reinforcement Learning



EPSC




Reinforcement Learning -> Farm Scheduling






Q Learning -> LB Scheduling



Benefits



Facilitates Data Centers Supporting Multiple Labs and Experiments (Reduced Power, Cost)





EJFAT - Summary

- Supports Triggered + Streaming Detector, Data Center Workflows
- Data Event Aggregation
- Data Channel to Port Distribution
- Real-Time UDP Packet Re-Direction with Fixed μ Sec Latency
- Real-Time AI/ML Guided Destination Load Balancing
- Real-Time AI/ML Guided Cluster Resource Provisioning
- Decouples Edge and Cluster, Geographically and Network
- Running at 100Gbs can support Up To 200Gbs





EJFAT

Questions ?



