



Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPU offloading: towards a first alpha release

Taylor Childers Walter Hopkins Nathan Nichols



Laurence Field Stephan Hageboeck Stefan Roiser David Smith <u>Andrea Valassi</u> Zenny Wettersten



Olivier Mattelaer



Carl Vuosalo



ACAT, Bari, 24th October 2022

https://indico.cern.ch/event/1106990/contributions/4997226

Motivation: Monte Carlo Event Generators in WLCG computing


- LHC computing needs are predicted to outpace resource growth on HL-LHC timescales
 - -Need R&D on software to improve efficiency and port it to new resources, such as GPUs at HPC centres



Received: 18 May 2020 / Accepted: 2 March 2021 / Published online: 22 May 2021

- MC generators, the essential 1st step in simulation, use ~5%-20% of ATLAS/CMS WLCG CPU budget
 - -Many ways to speed them up see the HEP Software Foundation (HSF) Generator WG review paper
 - MC generators are ideal candidates to exploit data parallelism in GPUs (SIMT) and in vector CPUs (SIMD)






- MG5aMC production version is in Fortran
 - -Software outer shell: Madevent (random sampling, integration and event generation + I/O, multi-jet merging...)
 - -Software inner core: Matrix Element (ME) calculation code, automatically generated for each physics process
 - Matrix Element calculations take 95%+ of the CPU time for complex processes (e.g. gg→ttggg)
 - And ME calculations are precisely one component that can be "easily" accelerated on GPUs and on vector CPUs...



MG5aMC and the madgraph4gpu project


- madgraph4gpu: speed up Matrix Element calculation in MG5aMC on GPUs and vector CPUs
 - -Collaboration of theoretical/experimental physicists with software engineers born in the HSF generator WG
 - -Extensive details may be found in the <u>vCHEP2021</u> and <u>ICHEP2022</u> conference proceedings

EPJ Web of Conferences 251 , 03045 (2021) CHEP 2021	https://doi.org/10.1051/epjconf/20212510304
	simplified workflow execution ator on GPUs and vector CPUs
Andrea Valassi ^{1,*} , Stefan Roiser ^{1,} , Olivier M	attelaer ² , and <i>Stephun</i> Hageboeck ¹
¹ CERN, IT-SC group, Geneva, Switzerland ² Université Catholique de Louvain, Belgium	
https://doi.org/	10.1051/epiconf/202125103045



- Two parallel approaches to reimplement the ME calculation
 - -(1) "CUDACPP", our initial single-code CUDA/C++ back-end targeting NVidia GPUs and SIMD on vector CPUs
 - -(2) Portability Frameworks (PFs: Alpaka, Kokkos, SYCL), later addition supporting many GPUs (and CPUs too)
- Two types of executables: initially standalone applications, then MadEvent-integrated applications
- In this ACAT2022 presentation I give an overview, and a few new results since ICHEP in July 2022





Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

A. Valassi – ACAT, Bari, 24 October 2022

Université catholique

<u>ANY</u> MC event generator is a great fit for GPUs and vector CPUs!


• Monte Carlo methods are based on drawing (pseudo-)random numbers: a dice throw



6

Université

• From a software workflow point of view, these are used in *two rather different cases*:



Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs





- 95% common code + a few #ifdef's for CUDA vs C++
- Designed for NVidia GPUs (so far) and vector CPUs




- Designed for vector CPUs (large SIMD speedups)
- Full feature support, e.g. tensor cores, streams, graphs



- Write code once for many CPU/GPU vendors
- Support NVidia, AMD and Intel GPUs out-of-the-box



- No explicit design for SIMD on CPUs (speedups?)
- Limited feature support





CUDACPP vs. Portability Frameworks – recap


- CUDAPP (our initial implementation) is still where we add new features first
- SYCL and KOKKOS are now almost at the same level
- ALPAKA is no longer maintained

Backend	ME code generation	Standalone application	Actively maintained	MadEvent application	Latest dev code base
CUDACPP	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SYCL	✓	✓	✓	✓	~ ✓
коккоѕ	✓	✓	✓	WIP	~ ✓
ALPAKA (CUPLA)	✓	✓	×	×	×

For the moment: we plan to continue development in parallel using both approaches, CUDACPP and PFs Two goals: not only production releases, but also *aim to provide useful feedback to HEP about usability of PFs*



CUDACPP vs PFs - GPU ME throughputs (standalone application)



- The performances of SYCL and Kokkos are comparable to direct CUDA
- SYCL and Kokkos run out of the box also on AMD and Intel GPUs
 - They also run out of the box on CPUs (performance under investigation)

Xe-HP is a software development vehicle for functional testing only - currently used at Argonne and other customer sites to prepare their code for future Intel data centre GPUs XE-HPC is an early implementation of the Aurora GPU

Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs



MadEvent throughputs with CUDA for $gg \rightarrow t\bar{t}gg$ (ICHEP2022)

Nvidia V100 GPU	l, Intel 4216 CPU			madevent		st	andalone		
CUDA g	rid size			- 20		8192			524288
$gg \rightarrow t\bar{t}gg$	MEs	$t_{\rm TOT}$ =	= t _{Ma}	d + 1	t _{MEs}	$N_{\rm events}/t_{\rm TOT}$	i i	$V_{\rm events}/t_{\rm ME}$	ls
gg - 11gg	precision		[sec	;]		[events/sec]		[MEs/sec]	
Fortran	double	58.3	= 5.2	+ 5	53.1	1.55E3 (=1.0)	1.70E3 (=1.0)		
CUDA	double	6.1	= 5.7	′ + 0).36	1.49E4 (x9.6)	2.54E5 (x149)	2.51E5	4.20E5 (x247)
CUDA	float	5.7	= 5.4	+ 0).24	1.59E4 (x10.3)	3.82E5 (x224)	3.98E5	8.75E5 (x515)

- ME calculation alone: accelerated by x150/x225 (double/float) on GPU with respect to Fortran on CPU – (With a GPU grid size of 8k, limited by MadEvent RAM - and could reach x250/x500 with a larger grid size of 524k)
- Overall workflow speedup is only x10 (double/float) maximum achievable as scalar part was 10% (Amdahl's law)
- Must reduce the scalar MadEvent Fortran overhead (random numbers, sampling algo, I/O, MLM merging...)



MadEvent/CUDA for $gg \rightarrow t\bar{t}gg$ (improved at ACAT2022)

			-02	000	madevent		st	andalone
CUDA g	grid size		:22	022	8192			524288
$gg \rightarrow t\bar{t}gg$	MEs	$t_{\rm TOT} = t$	t _{Mad}	$+ t_{\rm MEs}$	$N_{\rm events}/t_{\rm TOT}$	Ν	$V_{\rm events}/t_{\rm ME}$	ls
gg → 11gg	precision]	[sec]		[events/sec]		[MEs/sec]	
Fortran	double	58.3 =	5.2 -	+ 53.1	1.55E3 (=1.0)	1.70E3 (=1.0)		
CUDA	double	6.1 =	5.7 -	+ 0.36	1.49E4 (x9.6)	2.54E5 (x149)	2.51E5	4.20E5 (x247)
CUDA	float	5.7 =	5.4 -	+ 0.24	1.59E4 (x10.3)	3.82E5 (x224)	3.98E5	8.75E5 (x515)

Reduced the overhead from scalar Fortran MadEvent overhead from 10% to 5% of initial Fortran (improved handling of MLM merging) Maximum allowed overall speedup from Amdahl's law is now increased from x10 to x20 - which we do achieve

			τοροο	madevent		st	andalone
CUDA g	rid size	ACA	T2022	8192			524288
$aa \rightarrow t\bar{t}aa$	MEs	$t_{\rm TOT} =$	$t_{\rm Mad} + t_{\rm ME}$	$_{\rm s}$ $N_{\rm events}/t_{\rm TOT}$	Λ	$V_{\rm events}/t_{\rm MH}$	Es
$gg \rightarrow t\bar{t}gg$	precision	l	[sec]	[events/sec]		[MEs/sec]]
Fortran	double	55.4 =	2.4 + 53.0	1.63E3 (=1.0)	1.70E3 (=1.0)		
CUDA	double	2.9 =	2.6 + 0.35	3.06E4 (x18.8)	2.60E5 (x152)	2.62E5	4.21E5 (x247)
CUDA	float	2.8 =	2.6 + 0.24	3.24E4 (x19.9)	3.83E5 (x225)	3.96E5	8.77E5 (x516)

Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs




More interesting: MadEvent/CUDA for $gg \rightarrow t\bar{t}ggg$

			ТОС	22	madevent		st	andalone
CUDA gi	rid size		120		8192			16384
$aa \rightarrow t\bar{t}aaa$	MEs	$t_{\rm TOT} =$	t _{Mac}	$t + t_{\rm MEs}$	$N_{\rm events}/t_{\rm TOT}$	N	$V_{\rm events}/t_{\rm ME}$	Es
$gg \rightarrow t\bar{t}ggg$	precision		[sec]]	[events/sec]		[MEs/sec]	
Fortran	double	1228.2 =	5.0	+ 1223.2	7.34E1 (=1.0)	7.37E1 (=1.0)		
CUDA	double	19.6 =	7.4	+ 12.1	4.61E3 (x63)	7.44E3 (x100)	9.10E3	9.51E3 (x129)
CUDA	float	11.7 =	6.2	+ 5.4	7.73E3 (x105)	1.66E4 (x224)	1.68E4	2.41E4 (x326)
CUDA	mixed	16.5 =	7.0	+ 9.6	5.45E3 (x74)	9.43E3 (x128)	1.10E4	1.19E4 (x161)

We are lucky! The more complex the physics process, the lower the relative overhead from the scalar Fortran MadEvent - here only 0.5% Amdahl's law limits the overall speedup to x200, and we achieve x100 in the overall speedup!

- In addition: prototype a "mixed" floating point precision
 - Double precision for Feynman diagrams, single precision for the "color algebra"
 - Overall performance is in between single and double precision
 - NB: relative importance of color algebra is higher for more complex processes (lucky again!)
 - Physics precision ~ E-6 should be OK for production (float everywhere faster but less precise)





	ICHEP2	2022		madevent		
$aa \rightarrow t\bar{t}aa$	IVIL5	1101 - 1 _M	$_{ad} + t_{MEs}$	$N_{\rm events}/t_{\rm TOT}$	$N_{\rm events}/n$	MEs
$gg \rightarrow t\bar{t}gg$	precision	[se	c]	[events/sec]	[MEs/s	ec]
Fortran(scalar)	double	38.3 = 2.	5 + 35.8	2.14E3 (=1.0)	2.29E3 (=1.0)	—
C++/none(scalar)	double	39.1 = 2.	5 + 36.6	2.10E3 (x1.0)	2.24E3 (x1.0)	2.31E3
C++/sse4(128-bit)	double	21.1 = 2.	5 + 18.6	3.89E3 (x1.8)	4.41E3 (x1.9)	4.57E3
C++/avx2(256-bit)	double	10.8 = 2.	5 + 8.3	7.60E3 (x3.6)	9.92E3 (x4.3)	1.04E4
C++/512y(256-bit)	double	10.1 = 2.	6 + 7.5	8.14E3 (x3.8)	1.09E4 (x4.8)	1.17E4
C++/512z(512-bit)	double	7.1 = 2.	5 + 4.5	1.16E4 (x5.4)	1.82E4 (x7.9)	1.92E4
C++/none(scalar)	float	37.8 = 2.	5 + 35.3	2.17E3 (x1.0)	2.32E3 (x1.0)	2.38E3
C++/sse4(128-bit)	float	11.7 = 2.	5 + 9.3	7.00E3 (x3.3)	8.85E3 (x3.9)	8.90E3
C++/avx2(256-bit)	float	7.1 = 2.	7 + 4.5	1.15E4 (x5.4)	1.84E4 (x8.1)	2.01E4
C++/512y(256-bit)	float	6.4 = 2.	6+ 3.8	1.28E4 (x6.1)	2.15E4 (x9.5)	2.31E4
C++/512z(512-bit)	float	4.8 = 2.	5 + 2.3	1.71E4 (x8.1)	3.65E4 (x16.1)	4.01E4

MadEvent/C++ for $gg \rightarrow t\bar{t}gg$ (on a single CPU core)

ME speedup ~ x8 (double) and x16 (float) over scalar Fortran <u>Our ME engine reaches the maximum theoretical SIMD speedup!</u> * Overall speedup ~ x6 (double) and x10 (float) over scalar Fortran

			ACAT2022		madever	nt			standalone
	$aa \rightarrow t\bar{t}aa$	MEs	$t_{\rm TOT} = t_{\rm Mad}$	$+ t_{\rm MEs}$	$N_{\rm events}/$	t _{TOT}		$N_{\rm events}/$	t _{MEs}
)	$gg \rightarrow t\bar{t}gg$	precisior	n [sec]		[events/	/sec]		[MEs/s	sec]
ut	Fortran(scalar)	double	37.3 = 1.7 +	- 35.6	2.20E3 ((=1.0)	2.30E3	(=1.0)	
er	C++/none(scalar)	double	37.8 = 1.7 +	- 36.0	2.17E3 ((x1.0)	2.28E3	(x1.0)	2.37E3
	C++/sse4(128-bit)	double	19.4 = 1.7 +	- 17.8	4.22E3 ((x1.9)	4.62E3	(x2.0)	4.75E3
g	C++/avx2(256-bit)	double	9.5 = 1.7 +	- 7.8	8.63E3 ((x3.9)	1.05E4	(x4.6)	1.09E4
DA,	C++/512y(256-bit)	double	8.9 = 1.8 +	- 7.1	9.29E3 ((x4.2)	1.16E4	(x5.0)	1.20E4
gg)	C++/512z(512-bit)	double	6.1 = 1.8 +	- 4.3	1.35E4 ((x6 .1)	1.91E4	(x8.3)	2.06E4
	C++/none(scalar)	float	36.6 = 1.8 +	- 34.9	2.24E3 ((x1.0)	2.35E3	(x1.0)	2.45E3
r of	C++/sse4(128-bit)	float	10.6 = 1.7 +	- 8.9	7.76E3 ((x3.6)	9.28E3	(x4.1)	9.21E3
256	C++/avx2(256-bit)	float	5.7 = 1.8 +	- 3.9	1.44E4 ((x6.6)	2.09E4	(x9 .1)	2.13E4
er!	C++/512y(256-bit)	float	5.3 = 1.8 +	- 3.6	1.54E4 ((x7.0)	2.30E4	(x10.0)	2.43E4
<u>day)</u>	C++/512z(512-bit)	float	3.9 = 1.8 +	- 2.1	2.10E4 ((x9.6)	3.92E4	(x17.1)	3.77E4
			•						

Improved since ICHEP:

- Lower overhead from scalar Madevent, hence higher overall throughput
- 10% faster MEs via better color algebra algorithm
- (Prototype mixed floating point precision as in CUDA, speedup only in gg→ttggg)

* This is promising in view of the upcoming VPUs with 256 doubles per vector register! <u>(Estela Suarez's plenary today)</u>

Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs


A. Valassi – ACAT, Bari, 24 October 2022



Argonne

ME throughput in C++ for $gg \rightarrow t\bar{t}gg$ (on all the cores of a CPU)

ggttgg check.exe scalability on "bmk6130" (2x 16-core 2.1GHz Xeon Gold 6130 with 2x HT) for 10 cycles



- Previous tables for SIMD speedups on C++ were for a single CPU core
- New at ACAT 2022: large SIMD speedups are also confirmed when all CPU cores are used
 - AVX512/zmm speedup of x16 over no-SIMD for a single core slightly decreases to ~x12 on a full node (clock slowdown?)
 - Overall speedup on 32 physical cores (over no-SIMD on 1 core) is around 280 (maximum would be 16x32=512)
- Plots prepared using HEP-workloads containers developed in the HEP-score project (see D. Giordano's talk)

 Aggregate MEs throughput from many identical processes using the standalone application




Work-In-Progress, future plans, ideas...

- Performance improvements (speed up the Matrix Element calculation in CUDA)
 - -Smaller kernels (and fewer events per grid): from one-event/all-helicities to one-event/one-helicity per thread
 - Smaller kernels: split Feynman diagrams and color algebra
 - -Move color algebra to tensor cores (e.g. using cublas)
- Performance improvements (speed up the Fortran MadEvent scalar component)
 - Parallelize it on the many cores of the CPU (heterogeneous workflow)?
 - -Further profiling...
- Functional improvements and longer term plans
 - Support for NLO QCD processes
 - -Event-by-event ME reweighting (and derivatives?)



Fortran vs C++/CUDA/PFs: (not yet) an apples-to-apples comparison!



Implementing the per-event choice of color and helicity is our last main TO-DO before an alpha release: SOON!



Conclusions

- The Matrix Element calculation in ANY ME event generator can be efficiently parallelized using SIMD or GPUs
- Our reengineering of MG5aMC is close to a first fully functional alpha release for LO QCD processes - The new ME calculation is integrated in MadEvent, we are mainly missing the per-event choice of colour and helicity
- On CPUs, using vectorized C++ we achieve the maximum x8/x16 (double/float) SIMD speedups for MEs alone
 - The speedups for the overall workflow are slightly lower due to Amdahl's law, but not much
 - Example: our overall speedup is currently x6/x10 for $gg \rightarrow t\bar{t}gg$ (on one CPU core)
- On GPUs, using CUDA we achieve O(100-1000) speedups for MEs alone
 - The speedups may be much lower due to Amdahl's law, but we are improving on that
 - Example: our overall speedup is currently x60/x100 (double/float) for $gg \rightarrow t\bar{t}ggg$
- Floats are x2 faster than doubles in SIMD and data centre GPUs we are testing their use e.g. in colour algebra
- Using SYCL and Kokkos we get similar performances to CUDA and we may also run on AMD or Intel GPUs



Acknowledgements


- We gratefully acknowledge the computing resources provided and operated by the Joint Laboratory for System Evaluation (JLSE) at Argonne National Laboratory. This research used resources of the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.
- We gratefully acknowledge the use (under PRACE proposal PRACE-DEV-2022D01-022) of the JUWELS supercomputer and other computing resources provided and operated by the Jülich Supercomputing Centre at Forschungszentrum Jülich.
- We gratefully acknowledge the use (under ISCRA-C project MG5A100) of computing resources provided and operated by CINECA.
- We thank the organizers and our mentors at the GPU Hackathon in CSCS Lugano in September 2022.



BACKUP SLIDES




MEs in MadEvent: CUDA vs SYCL for $gg \rightarrow t\bar{t}gg$



• ME throughput only - SYCL comparable to CUDA but somewhat lower



Some ideas for heterogeneous processing



Throughput variation as a function of GPU grid size (#blocks * #threads)

This is the number of events processed in parallel in one cycle

To further reduce the relative overhead of the scalar Fortran MadEvent - parallelize it on many CPU cores?

- Blue curve: one single CPU process using the GPU
 - For $gg \rightarrow t\bar{t}gg$, you need at least ~16k events to reach the throughput plateau
- Yellow, Green, Red curves: 2, 4, 8 CPU processes using the GPU at the same time
 - Fewer events in each GPU grid are needed to reach the plateau if several CPU processes use the GPU
 - The total Fortran RAM would remain the same, but the CPU time in the Fortran overhead would be reduced
 - (Why total throughput increases beyond the nCPU=1 plateau is not understood yet!...)



MadEvent/C++ for $gg \rightarrow t\bar{t}ggg$ (on a single core)

		ACAT2022	madevent		standalone
	MEs	$t_{\rm TOT} = t_{\rm Mad} + t_{\rm MEs}$	$N_{\rm events}/t_{\rm TOT}$	$N_{\rm events}/t$	^t MEs
$gg \rightarrow t\bar{t}gg$	precision	[sec]	[events/sec]	[MEs/s	ec]
Fortran(scalar)	double	813.2 = 3.7 + 809.0	6 1.01E2 (=1.0)	1.01E2 (=1.0)	
C++/none(scalar)	double	986.0 = 4.3 + 981.7	7 8.31E1 (x0.8)	8.35E1 (x0.8)	9.82E1
C++/sse4(128-bit)	double	514.7 = 4.2 + 510.5	5 1.59E2 (x1.6)	1.61E2 (x1.6)	1.95E2
C++/avx2(256-bit)	double	231.6 = 4.0 + 227.6	5 3.54E2 (x3.5)	3.60E2 (x3.6)	4.41E2
C++/512y(256-bit)	double	208.6 = 3.9 + 204.8	3 3.93E2 (x3.9)	4.00E2 (x4.0)	4.95E2
C++/512z(512-bit)	double	124.6 = 4.0 + 120.6	6.58E2 (x6.5)	6.79E2 (x6.7)	8.65E2
C++/none(scalar)	float	936.1 = 4.3 + 931.8	8 8.75E1 (x0.9)	8.79E1 (x0.9)	1.02E2
C++/sse4(128-bit)	float	228.9 = 3.9 + 225.0	3.58E2 (x3.6)	3.64E2 (x3.6)	4.30E2
C++/avx2(256-bit)	float	114.1 = 3.8 + 110.4	7.18E2 (x7.2)	7.43E2 (x7.4)	9.06E2
C++/512y(256-bit)	float	104.5 = 3.8 + 100.7	7.84E2 (x7.9)	8.14E2 (x8.1)	1.00E3
C++/512z(512-bit)	float	61.8 = 3.8 + 58.0	1.33E3 (x13.3)	1.41E3 (x14.1)	1.77E3
C++/none(scalar)	mixed	986.0 = 4.3 + 981.0	6 8.31E1 (x0.8)	8.35E1 (x0.8)	9.98E1
C++/sse4(128-bit)	mixed	500.4 = 3.9 + 496.5	5 1.64E2 (x1.6)	1.65E2 (x1.6)	2.00E2
C++/avx2(256-bit)	mixed	220.5 = 3.8 + 216.7	7 3.72E2 (x3.7)	3.78E2 (x3.8)	4.55E2
C++/512y(256-bit)	mixed	195.6 = 3.7 + 191.8	3 4.19E2 (x4.2)	4.27E2 (x4.3)	5.21E2
C++/512z(512-bit)	mixed	118.5 = 3.8 + 114.7	6.92E2 (x6.9)	7.15E2 (x7.2)	8.97E2


- Lower overhead of scalar MadEvent in $gg \rightarrow t\bar{t}ggg$ than in $gg \rightarrow t\bar{t}ggg$: higher overall throughput speedup x13!
- Mixed floating-point precision (single precision color algebra) is 5-10% better than double



MORE BACKUP SLIDES




Matrix element integration in MadEvent: detailed results (CPU)



A. Valassi – ACAT, Bari, 24 October 2022

Université catholique

Matrix element integration in MadEvent: detailed results (GPU)



Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

A. Valassi – ACAT, Bari, 24 October 2022




Argonne 🕰

Matrix element integration in MadEvent

Replace Fortran MEs by cudacpp (or PFs) MEs in Madevent (keep the same user interface!)

Linking Fortran and C++ has been easy. As expected, the two main issues have been, instead:


- -1. Moving Madevent from single-event to many-event (functional reengineering of the algorithm)
 - Now also an active area of performance optimizations (next slides: GPU grid and CPU RAM; CPU time and Amdahl...)
- -2. Debugging functional issues caused by hidden inputs and outputs, e.g. coming from Fortran common blocks





Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

Code generation: from many "epochs" to a single evolving "epoch"






MG5aMC computational anatomy and data parallelism strategy

In MC generators, <u>the same function is used to compute the Matrix Element for many different events</u>

 ANY matrix element generator is a good fit for lockstep processing on GPUs (SIMT) and vector CPUs (SIMD)
 Data parallelism strategy in madgraph4gpu is event-level parallelism (many events = many phase space points)



Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

A. Valassi – ACAT, Bari, 24 October 2022



Université catholique

Portability Frameworks (PFs)

(2) Second line of development: MEs on PFs

- PFs allow writing algorithms once and running on many architectures with some hardware-specific optimizations
- CUDA code can only run on NVidia GPUs, while <u>Kokkos</u>, <u>Alpaka</u>, and <u>Sycl[Intel]</u> codes can run on most hardware
- In "cudacpp", #ifdef directives separate code branches for GPU and CPU code during compilation (but these are very few: only kernel launching and memory access, not MEs)
- With PFs, the algorithm is typically the same, but the compilation occurs once per architecture type
- PFs often use templating to handle data types and hardware configuration and function lambdas or pointers for passing kernels (the cudacpp plugin has many of these, too)
- PFs still require user to think about "host" vs "device"

Kokkos al SycL

"cudacpp" example of compiler directives

540	#ifdefCUDACC
541	<pre>#ifndef MGONGPU_NSIGHT_DEBUG</pre>
542	<pre>gProc::sigmaKin<<<gpublocks, gputhreads="">>>(devMomenta.get(), devMEs.get()</gpublocks,></pre>
543	#else
544	gProc::sigmaKin<< <gpublocks, gputhreads,="" ntpbmax*sizeof(float)="">>>(devMome</gpublocks,>
545	#endif
546	checkCuda(cudaPeekAtLastError());
547	checkCuda(cudaPeexAtLasterFor()); For GPU
548	#else
549	<pre>Proc::sigmaKin(hstMomenta.get(), hstMEs.get(), nevt); For CPU</pre>
550	#endif


Kokkos example of Templating & lambda

1	324	{
3	325	<pre>using member_type = typename Kokkos::TeamPolicy<kokkos::defaultexecut< pre=""></kokkos::defaultexecut<></pre>
3	326	Kokkos::TeamPolicy <kokkos::defaultexecutionspace> policy(league_size</kokkos::defaultexecutionspace>
3	327	Kokkos::parallel_for(func,policy,
3	328	KOKKOS_LAMBDA(member_type team_member){
1	220	

Kokkos example of Memory Management

262 Kokkos::View<fptype***,Kokkos::DefaultExecutionSpace> devMomenta(Kokkos::ViewAllocateWithoutInitializing("devMomenta"),nevt,npar,np4); 263 auto hstMomenta = Kokkos::create_mirror_view(devMomenta);








Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

CUDA: Profiling with NVidia NSight Compute – ncu

- We regularly profile CUDA with ncu [both one-off studies and on-commit checks] – Thanks to our mentors at the Sheffield GPU hackathon for getting us started!
- We see *no evidence of thread divergence* [branch efficiency is 100%]
- Our AOSOA layout ensures coalesced memory access [requests vs transactions]
- We continuously *monitor register pressure* decreasing it is one of our future goals
 We plan to split the ME computation into many kernels coordinated by CUDA Graphs






Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

EVEN MORE BACKUP SLIDES








Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs

Code is auto-generated \Rightarrow Iterative development process


- User chooses process, *MG5aMC determines Feynman diagrams and generates code* – Currently Fortran (default), C++, or Python
 - The more particles in the collision, the more Feynman diagrams and the more lines of code



Process	LOC	functions	function calls
$e^+e^- \rightarrow \mu^+\mu^-$	776	8	16
$gg \rightarrow t\bar{t}$	839	10	22
$gg \rightarrow t\bar{t}g$	1082	36	106
$gg \rightarrow t\bar{t}gg$	1985	222	786

• Goal: modify code-generating code (add CUDA, improve C++ backend)

- (1) Start simple: bootstrap with $e^+e^- \rightarrow \mu^+\mu^-$ (two diagrams, few lines of C++ code).
- (2,3) Add CUDA and improve C++, port upstream to Python meta-code/
- (4) Generate more complex LHC processes $gg \rightarrow t\bar{t}, t\bar{t}g, t\bar{t}gg$
- Add missing functionality, fix issues, improve performance, iterate





MADGRAPH

FIRST

C++ CODE

DEVELO

ON TOP

ENGINEERED

CUDA/C++ CODE

NTEGRATE

JPSTREAM

start new


"epoch"

(2)

(3)

A complex outer shell – with a CPU-intensive core: the ME

- To generate unweighted events in MG5aMC: execute a "gridpack"
 - Python and bash scripts launching multiple instances of a Fortran application (madevent)
 - A complex software infrastructure with many functionalities and a stable user interface



- Overall, the ME calculation is the CPU bottleneck (Fortran routine matrix1)
 - Fraction of time spent in ME increases with number of events and process complexity-

	$gg ightarrow tar{t}$	$gg ightarrow t ar{t} gg$	$gg \rightarrow t\bar{t}ggg$
madevent	13G	470G	11T
matrix1	3.1G (23%)	450G (96%)	11T(>99%)

Our main focus is the ME calculation: develop new CUDA implementation (and speed up existing C++)

CERN

A. Valassi – Reengineering Madgraph5_aMC@NLO for GPUs and vector CPUs

vCHEP – 19 May 2021


8



Standalone CUDA/C++ application VS. MadEvent integration

- Our main focus: the ME calculation in CUDA/C++ (sigmakin kernel/function)


 Design approach: single source code for CUDA and C++ (>90% common code + #ifdef's)
- Our workhorse: a simplified CUDA/C++ toy framework to feed events to the ME kernel
 - All 3 main components on the GPU: random (cuRAND), sampling (RAMBO), ME (sigmakin)
 - Fast, same results in GPU/CPU, but not good for production (RAMBO algorithm is inefficient)
 - The results I present in this talk come from this framework





Event-level parallelism in practice – coding and #events

- Easier to code for GPU SIMT than for CPU SIMD: CUDA code was faster to prototype
- CUDA (GPU) implementation
 - For SIMT, event loop is "orthogonal": one thread = one event (GPU thread ID ↔ event ID)
 - For SIMT, SOA memory layouts are beneficial (coalesced access), but not strictly essential
- C++ (CPU) implementation
 - For SIMD, event loop must be the innermost loop (e.g. invert helicity and event loops)
 - For SIMD, SOA memory layouts in the computational kernel are essential
- To be efficient, CUDA needs O(10k)-O(1M) events in parallel much more than C++!
 - CUDA: lockstep within each warp (32 threads) + many warps in parallel to fill the GPU
 - C++: lockstep within a vector register (2-8 doubles) + multi-threading or multi-processing






CUDA: Host(CPU)-to/from-Device(GPU) data copy has a cost

- In our standalone application (all on GPU): momenta, weights, MEs D-to-H

 Plots below from Nvidia Nsight Systems: 12 iterations with 524k events in each iteration
- Eventually, MadEvent on CPU + MEs on GPU: momenta H-to-D; MEs D-to-H
- The time cost of data transfers is relatively high in simple processes
 - ME calculation on GPU is fast (e.g. e⁺e⁻→µ⁺µ⁻: 0.4ms ME calculation ~ 0.4ms ME copy)
 Note: our ME throughput numbers are (number of MEs) / (time for ME calculation + ME copy)






CPU throughput results (2) Double, C++ – Scalar vs SIMD


- SIMD: excellent speedup from vectorization
 - NB: only measuring the parallel calculation
 - Lower overall speedup (Amdahl's law...)
- Best throughput: AVX512 limited to 256-bit width
 - -x3.7 over scalar C++ (vs x4 theoretical maximum)
 - Estimate a x3.3 speedup over scalar Fortran
 - Thanks to Sebastien Ponce for the suggestion!
- Disappointing: AVX512 with 512-bit width
 - Slower than AVX2, why? Slower clock, what else?
 - Can be improved? x8 theoretical maximum...

# Symbols in .o	SSE4.2	AVX2 (ymm)	AVX512 (ymm)	AVX512 (zmm)
Build type	(xmm)			
Scalar	614	0	0	0
SSE4.2	3274	0	0	0
AVX2	0	2746	0	0
256-bit AVX512	0	2572	95	0
512-bit AVX512	0	1127	205	2045





Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs







Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs


Issue #2 **Data-parallel paradigms** (GPUs and vectorization)

Generators lend themselves naturally to exploiting event-level parallelism via data-parallel paradigms**

- SPMD: Single Program Multiple Data (GPU accelerators)
- **SIMD**: Single Instruction Multiple Data (CPU vectorization: AVX...)
- The computationally intensive part, the matrix element $f(\vec{x}_i)$, is the same function for all events i (in a given category of events)
- Unlike detector simulation (where if/then branches are frequent and lead to thread divergence on GPUs)



- Faster (cheaper?) than on CPUs
- Exploit GPU-based HPCs



https://doi.org/10.5281/zenodo.4028834



A. Valassi – MC generators challenges and strategy towards HL-LHC



Speeding up Madgraph5_aMC@NLO through CPU vectorization and GPUs