





## Supporting multiple hardware architectures at CMS: the integration and validation of POWER9

Tommaso Boccali<sup>1</sup>, Saqib Haleem<sup>2</sup>, Dirk Hufnagel<sup>3</sup>, Alan Malta Rodrigues<sup>4</sup>, Jordan Martins<sup>5</sup>, Marco Mascheroni<sup>6</sup>, Hasan Ozturk<sup>7</sup>, Antonio Pérez-Calero Yzquierdo<sup>8,9</sup>, Kirill Skovpen<sup>10</sup>, Todor Trendafilov Ivanov<sup>4</sup>, Daniele Spiga<sup>11</sup>, Christoph Wissing<sup>12</sup>

<sup>1</sup>INFN Sezione di Pisa (Italy), <sup>2</sup>National Centre for Physics (PK), <sup>3</sup>Fermi National Accelerator Laboratory (USA), <sup>4</sup>University of Notre Dame (US), <sup>5</sup>Universidade do Estado do Rio de Janeiro (BR), <sup>6</sup>Univ. of California San Diego (US), <sup>7</sup>CERN (Switzerland), <sup>8</sup>CIEMAT (Spain), <sup>9</sup>Port d'Informaciò Cientifica, PIC, (Spain), <sup>10</sup>Ghent University (BE), <sup>11</sup>INFN Sezione di Perugia (Italy), <sup>12</sup>DESY (Germany)

Computing resources in the Worldwide LHC Computing Grid (WLCG) have been based entirely on the x86 architecture for more than two decades. Heterogeneous non-x86 resources, such as ARM, POWER and Risc-V, will become available also thanks to their presence in existing and planned world-class HPC installations.

The CMS experiment has started to prepare for this situation with the CMS software stack (CMSSW) already compiled for multiple architectures.

The ultimate objective of the CMS experiment is to enable the possibility to define a list of supported architectures for any injected workflow and let the underlying computing system transparently handle the technicalities: from job description to the resources selection and site exploitation, where the system detects which architecture the job has landed on and adapts automatically.

> Once a workflow is injected Requestors define which architectures are supported

WMAgent propagates the architecture requirements from the workflow to the job description, through HTCondor job classads.

## The validation journey@M100







"\_id": "spiga\_TC\_SLC7\_Marconi\_TB\_CMS\_Marconi\_220729\_194721\_8502" "PrepID": "TEST-CMSSW\_11\_2\_0\_\_fullsim\_noPU\_2021\_14TeV-1608392371-ZMM\_14", "RequestString": "TC\_SLC7\_Marconi\_TB\_CMS\_Marconi "Comments": "CheckList": "", Excerpt of a CMS Workflow Translates "WorkFlowDesc": "" description into the , "ProcessingString": { "Digi\_2021": "Digi\_2021\_TC\_SLC7\_Marconi\_CMS\_Marconi\_TBv20210430\_test", "Reco\_2021": "Reco\_2021\_TC\_SLC7\_Marconi\_CMS\_Marconi\_TBv20210430\_test", following "ALCA\_2021": "ALCA\_2021\_TC\_SLC7\_Marconi\_CMS\_Marconi\_TBv20210430\_test" **HTCondor** "ZMM\_14TeV\_TuneCP5\_2021\_GenSim": "ZMM\_14TeV\_TuneCP5\_2021\_GenSim\_TC\_SLC7\_Marconi\_CMS\_Marconi\_TBv20210430\_test ClassAd ScramArch": [ "slc7\_**ppc**64le\_gcc9", "slc7\_amd64\_gcc900" izePerEvent": 1234, Requirements = (stringListMember(TARGET.Arch,"ppc64le,X86\_64")) && (TARGET.OpSys == "LINUX") && (TARGET.Disk >= RequestDisk) && (TARGET.Memory >= RequestMemory) && (TARGET.Cpus >= RequestCpus) && (TARGET.HasFileTransfer)

> GlideinWMS makes the resource provisioning based on the production payload requirements.

Once computing resources are available, there is a job matchmaking between the grid host architecture and the payloads idle in the condor Schedd.

Some jobs do not really require any specific architecture

Profiting from the opportunity to exploit the first sizable IBM Power9 allocation available on Marconi100 HPC system at CINECA, CMS developed a validation process. The strategy has been to run Release Validation MonteCarlo workflows both with and without Pileup in order to perform comparisons with the very same samples produced on x86, using the same CMSSW release running on infrastructures at CERN.

The validation has been performed using the regular production system. The operations team introduced a new feature to identify such workflows and assigned them to the site where the PPC machines are available. Thanks to using the production pipeline, we took advantage of existing features such as automatic input and output placements.



The POWER CPU architecture can be now used by CMS for generation and processing of physics data

Marconi 100@CINECA and OLCF Summit will be fully exploited

The computing infrastructure of the experiment has been enabled to transparently handle heterogeneous non-x86\_68 resources. The support of multiple architectures, in principle any, has been fully validated

Currently the CMS core software supports x86\_68, ARM and POWER





