

Electronic Engineering @ CERN

BL4S 2022
(28/09/2022)

Manoel Barros Marin



Electronic Engineering @ CERN

BL4S 2022

(28/09/2022)

Outline:

- **Introduction**
- **Electronics @ CERN**
- **Electronics Development**
- **Summary**



Manoel Barros Marin



Electronic Engineering @ CERN

BL4S 2022

(28/09/2022)

Outline:

- **Introduction**

- Electronics @ CERN
- Electronics Development
- Summary



Manoel Barros Marin



Introduction

Who is this guy talking to us...?



Introduction

General information

- Born in Santiago de Compostela, the capital of Galicia (**Spain**)
- Languages (**English, French**, Spanish, Galician)

Relevant information before arrival at CERN


- Electronics design in my **laboratory at home**
- **Worked** in construction companies to cover my studies

University studies:

- **BSc in Industrial Electronics**
- **MSc in Electronics for Information and Communication**
- Awards:
 - 2013: “**Excellency in Industrial Technical Engineering (Electronics)** (full Bachelor’s Degree)”
 - 2012: “Excellency in Industrial Technical Engineering (Electronics) (academic season 2009-2010)”


Interests

- **Sports:** biking, fitness, snowboarding and kite-surfing
- **Other activities:** photography, DIY, technical books, ... and playing with my cats!!



Introduction

Relevant career timeline



Introduction

CERN: Conseil Européen pour la Recherche Nucléaire



Member States of CERN

Member States (date of accession)


 Austria (1959)	 Sweden (1953)
 Belgium (1953)	 Switzerland (1953)
 Bulgaria (1999)	 United Kingdom (1953)
 Czech Republic (1993)	
 Denmark (1953)	
 Finland (1991)	
 France (1953)	
 Germany (1953)	
 Greece (1953)	
 Hungary (1992)	
 Israel (2014)	
 Italy (1953)	
 Netherlands (1953)	
 Norway (1953)	
 Poland (1991)	
 Portugal (1986)	
 Romania (2016)	
 Serbia (2019)	
 Slovakia (1993)	
 Spain (1961-1968, 1983-)	
 Croatia (2019)	
 Cyprus (2016)	
 Estonia (2021)	
 India (2017)	
 Latvia (2021)	
 Lithuania (2018)	
 Pakistan (2015)	
 Slovenia (2017)	
 Turkey (2015)	
 Ukraine (2016)	

States in accession to Membership and Associate Members



Introduction

Accelerators complex



The four main experiments



ALICE




Other experiments



And Many More!!

Introduction



https://careers.smartrecruiters.com/CERN/students

DOCTORAL STUDENT PROGRAM


This is a chance to work on the forefront of science. Whether you are making your decision, if your specialism is in this area, this is an invitation to further your research. In fact, it's an invitation to get involved in work of unprecedented scale and scope, not only on Earth. Specific programmes are in place in the Czech Republic, and Norway. CERN offers a unique opportunity for you to work on the forefront of science.

MARIE-CURIE PHD POSITION

Thinking of doing your PhD abroad? CERN offers a unique opportunity for you to work on the forefront of science beyond the horizon of your current research. Skłodowska-Curie PhD fellowships are the right opportunity for you.

TECHNICAL STUDENT PROGRAM

There's no better way to learn than by working for a world-famous organisation and you're an undergraduate in Applied Sciences. If you're looking for a practical training period, you could spend 4 to 12 months at CERN (or Master). An extension of up to 12 months is possible.



https://careers.smartrecruiters.com/CERN/graduates

Home Students Professionals Search all jobs

Take part in the Graduate Programme

What could be a better boost for your career than working on the largest scientific experiments in the world? CERN offers a unique opportunity for you to develop your technical skills, knowledge and experience.

If you're a recent graduate from university, you may be in no doubt looking for the chance to make a difference. CERN offers three years working right at the forefront of science. You could join us for research work in a broad range of fields. Whichever route you take, it will be a unique experience. An experience like nowhere else on Earth.

Categories of Graduates

CERN offers different categories of graduates, depending on levels of education and experience. Below are the categories that best matches your profile. Take a look at the categories and see if you are eligible.

- **The ORIGIN Programme (Early Career)** - Member or Associate Member of CERN. Requires 1 year experience after completing your degree.
 - general secondary education, technical or scientific
 - Bachelor or Master's degree
- **The QUEST Programme (Expertise)** - Member or Associate Member of CERN. Requires 2 and 6 years' experience or PhD experience.
- **The RESEARCH Fellowship Programme**
 - Theoretical and Experimental Physics
 - Theoretical and experimental physics holding a PhD and up to six years' experience in the field after obtaining their PhD;

https://careers.smartrecruiters.com/CERN/staff

Home Graduates Students Search all jobs

Staff Opportunities

Work side by side with other professionals and contribute to the development of knowledge and science on a global scale. Could this be the place for your next professional challenge? Take part!

Search job openings, e.g. "manager"

We're not just world-famous for science. To conduct experiments of this scale and importance, we need the very best talent in every part of our organization. Which means, if you're interested in joining us as a professional, CERN needs technicians, engineers, physicists, administration support, lawyers, accountants and many more.

CERN would very much like to benefit from your expertise, commitment and passion. This is more than an opportunity to develop your career: it's an opportunity to develop knowledge and science on a global scale. In fact, it's an opportunity like nowhere else on Earth.

If you join us as a member of staff, we would offer you an initial contract of up to 5 years.


In addition to an exciting career opportunity, CERN offers a comprehensive and competitive benefits package. People here enjoy living a truly cosmopolitan life in the heart of Europe. It's not just the work and atmosphere that makes people enjoy their jobs, it's the tangible elements that they receive too.

Find out more about CERN's [benefits package](#), and about Staff [employment conditions](#).

We have new vacancies opening up regularly.

If you want to join us, see what's on offer below.

hr
HR EXCELLENCE IN RESEARCH



Electronic Engineering @ CERN

BL4S 2022

(28/09/2022)

Outline:

- Introduction
- **Electronics @ CERN**
- Electronics Development
- Summary




Manoel Barros Marin




Electronics @ CERN

Block diagram of typical Trigger & Data Acquisition (TDAQ) system



Electronics @ CERN

Example of TDAQ for High-Energy Physics (HEP) Experiments



Electronics @ CERN

Example of TDAQ for Particle Accelerators





Diagram of a single channel of the ALPS system


Electronics @ CERN

Sensor



Electronics @ CERN


Sensors



Electronics @ CERN

Sensors



RF electronics



Microelectronics



Physics



Electronics @ CERN

Sensors




Image of an electrostatic pick-up





Electronics @ CERN

Sensors

Beam Position Monitor

Centered Beam





Electronics @ CERN

Sensors


Beam Position Monitor

Displaced Beam


































Electronics @ CERN









Analogue Front-End



Electronics @ CERN


Analogue Front-End

ACTIVE			PASSIVE		
Transistor			Resistor		
Diode			LDR		
LED			Thermistor		
Photodiode			Capacitor		
Integrated Circuit		-	Inductor		
Operational Amplifier			Switch		
Seven Segment Display			Variable Resistor		
Battery			Transformer		




Electronics @ CERN

Analogue Front-End




ALPS Analogue Front-End card
(EDA-03730-V5-0)




Electronics @ CERN

Analogue Front-End




Electronics @ CERN

Analogue Front-End




Electronics @ CERN

Digital Front-End




Electronics @ CERN

Digital Front-End



Voltage	Digitizer bits	Integer
0.00 - 1.25	000	0
1.25 - 2.50	001	1
2.50 - 3.75	010	2
3.75 - 5.00	011	3
5.00 - 6.25	100	4
6.25 - 7.50	101	5
7.50 - 8.75	110	6
8.75 - 10.00	111	7



Electronics @ CERN

Digital Front-End

Example of ADC: AD41240

- Rad-Hard design from CERN (EP-ESE)
- Pipelined Analogue-to-Digital Converter (ADC)
- 4 x 12-bit @ 40 Msps (or 1 x 14 @ 40 Msps)
- Differential analogue inputs & Parallel digital outputs
- Radiation Tolerance:
 - TID > 100 kGy (dose rate (X-rays): 333.3 Gy (SiO₂)/min)
 - SEE > 3×10^8 p/cm²s (200 MeV proton beam)

AD41240



Electronics @ CERN


Digital Front-End

Field-Programmable Gate Array (FPGA)

- Like a **ASIC** that can be reprogrammed 😊
- Features **logic elements** (e.g. AND gate), **registers**, **I/O blocks**, **PLLs**, **memories**
 - But also features **other dedicated hard-blocks** (e.g. Multi-Gigabit Transceivers (MGT), DSP blocks)
 - **Microprocessors** may be implemented **using logic elements and internal memory**
- Volatile (**SRAM-based**) or Non-volatile (**Flash-based**) **configuration memory**
- Very common for interfacing (**glue logic**) and/or implementing **COMPLEX processing cores**
- Very good option for **Real Time** applications (capable of **low, fixed and deterministic latency**)
- **VERY HIGH computing power** for general purpose or specific applications
- **Parallel processing**



Example Diagram of FPGA



Electronics @ CERN


Digital Front-End

Application Specific Integrated Circuit (ASIC)


- Integrated circuit **customised for a particular use**, rather than intended for begin general purpose
- **Used when COTS** components do not suit the application
- May feature any type of **peripherals** (digital and/or analogue)
- **Custom level of computing power**
- **Single/Multi-threaded** and/or **Parallel processing**

Example of ASIC layout

Example of ASIC



GBTx
(CERN ASIC)



Electronics @ CERN

Digital Front-End

Example of ASIC: GigaBit Transceiver (GBTx)

- Rad-Hard design from CERN (EP-ESE)
- Encoding Protocols:
 - Wide-Bus (No Error Detection)
 - GBT (FEC16 (Reed-Solomon))
- Line Rate:
 - Wide-bus protocol: 4.8. Gbps (4.56 Gbps payload: 114 bits @ 40MHz)
 - GBT protocol: 4.8 Gbps (3.28 Gbps payload: 82 bits @ 40 MHz)
- Latency Deterministic (Downstream/Upstream)
- Use for Data Readout & Timing, Trigger and Control
- Radiation Tolerance:
 - TID > 1 MGy (dose rate (X-rays): 1 kGy (SiO₂)/min)
 - SEE > 1×10^8 p/cm²s (36 MeV proton beam)

GBTx



Electronics @ CERN

Digital Front-End

Serial Link



Electronics @ CERN


Digital Front-End

Serial Link

Example of Optical Transceiver Versatile Link (VTRx):

- Rad-Hard design from CERN (EP-ESE)
- Line Rate:
 - Up to 5.0 Gbps
- Transmission/Reception modes:
 - Full-Duplex (Rx/Tx): VTRx
 - Dual Transmitter (Tx/Tx): VTTx
- Optical transmission:
 - Multi-mode (MM VTRx / MM VTTx) (850 nm)
 - Single-mode (SM VTRx) (1310 nm)
- Radiation Tolerance:
 - TID > 500 kGy (5×10^{14} n/cm²)

VTRx vs SFP+ form factors



(Diagram courtesy of Jan Troska (CERN EP-ESE))


Digital Front-End

Serial Link

Another example of Optical Transceiver: Versatile Link PLUS (VTRx+)


- Rad-Hard design from CERN (EP-ESE)
- Line Rate:
 - Tx: Up to 10.0 Gbps
 - Rx: Up to 2.5 Gbps
- Transmission/Reception modes:
 - Up to 4 Tx + Up to 1 Rx
- Optical transmission:
 - Multi-mode only (850nm VCSEL)
- Radiation Tolerance:
 - TID > 1 MGy (5×10^{15} hadrons/cm²)

VTRx vs VTRx+ form factor



(Diagram courtesy of Francois Vasey (CERN EP-ESE))

VTRx+ dimensions




Electronics @ CERN


Digital Front-End

Serial Link

Example of Electrical Link: AWAKE Proton BPM




Electrical Serial Link
(10Mbps over 1km of copper cable)



Electronics @ CERN


Digital Front-End



Bpm Digital front-end Fmc (BDF) (EDA-03134-V2-2)





S-GEFE: L-GEFE (EDA-03683-V2-0) and C-GEFE (EDA-03684-V2-0)



Digital Front-End

Electronics @ CERN


Front-End Power Supply



Power Supply

Electronics @ CERN

Front-End Power Supply




Linear Voltage Regulator		Switching Voltage Regulator	
Pros	Cons	Pros	Cons
Simple circuit configuration	Relatively poor efficiency	High efficiency	More external parts required
Few external parts	Considerable heat generation	Low heat generation	Complicated design
Low noise	Only step-down (buck) operation	Boost/buck/negative voltage operation possible	Increased noise



Electronics @ CERN

Radiation to Electronics (R2E)

Radiation Levels




Radiation Effects



mitigation → *prevention*


Electronics @ CERN

Back-End




Electronics @ CERN


Back-End



VFC-HD (EDA-03133-V3-2)



Back-End Electronics of the ALPS on VME crate




Electronics @ CERN

Back-End

Another example of modular electronics: MTCA-based

MTCA shelf



DAQ
AMC Processor



BE System

TTC FMC



GLIB AMC



SFP+




Electronics @ CERN

HardWorking Core in Electronic Systems

- Device in charge of the **control tasks** and/or **data processing** of an electronic system

Typical HardWorking Cores in Electronic Systems

- **Commercial-Off-The-Shelf (COTS):**
 - Fixed Architecture (Software design work flow):
 - MicroProcessor (μP)
 - MicroController Unit (MCU)
 - System On Chip (SoC)
 - Digital Signal Processor (DSP)
 - Graphics Processing Unit (GPU)
 - Configurable Logic (Logic design work flow):
 - Complex Programmable Logic Device (CPLD)
 - Field-Programmable Gate Array (FPGA)
 - **Custom design (Microelectronics design work flow):**
 - Application Specific Integrated Circuit (ASIC)
- 
- The diagram illustrates the integration of different electronic components into a System on Chip (SoC) or Field-Programmable Gate Array (FPGA). Two blue arrows originate from the list of components: one from 'System On Chip (SoC)' and another from 'Field-Programmable Gate Array (FPGA)'. These arrows point towards a large blue plus sign (+). A single blue arrow then points from the plus sign to the text 'SoC FPGA'.

Electronics @ CERN

HardWorking Core in Electronic Systems

Comparison of typical of HardWorking Cores in Electronic Systems (1 of 2)

Device	Functionality	Main Application	Architecture	Processing	Computing Power	Design Work Flow	Cost Range	Real Time	Form Factor
uP	General Purpose	Computers	Fixed	Single/Multi-thread	High	Software	Mid-High	No	?
MCU	General Purpose	Low-Mid Range ES	Fixed	Single-thread	Low	Software	Low	Yes	?
SoC	General Purpose	Mid-High Range ES	Fixed	Single/Multi-thread	High	Software	Low-Mid	Yes	?
DSP	Application Specific	Digital Signal Processing	Fixed	Single/Multi-thread	High	Software	Low-Mid	Yes	?
GPU	Application Specific	Intensive Processing	Fixed	Multi-thread	High	Software	Mid-High	No	?

Electronics @ CERN


HardWorking Core in Electronic Systems

Comparison of typical of HardWorking Cores in Electronic Systems (2 of 2)


Device	Functionality	Main Application	Architecture	Processing	Computing Power	Design Work Flow	Cost Range	Real Time	Form Factor
CPLD	General Purpose / Application Specific	Glue Logic, Basic Processing	Configurable	Parallel	Low	Logic Design	Low	Yes	?
FPGA	General Purpose / Application Specific	Glue Logic, Control, Intensive Processing	Configurable	Parallel	High	Logic Design	Mid-High	Yes	?
SoC FPGA	General Purpose / Application Specific	Glue Logic, Mid-High Range ES	Fixed & Configurable	Single/Multi-thread & Parallel	High	Software & Logic Design	Mid-High	Yes	?
ASIC	Application Specific	Multiple Applications	Custom	Custom	Custom	ASIC	Based On Order Size	Yes	?

Electronics @ CERN

Timing, Trigger & Control




Standard TTC system



Electronics @ CERN

CERN Network & Data Storage



Electronic Engineering @ CERN

BL4S 2022

(28/09/2022)

Outline:

- Introduction
- Electronics @ CERN
- **Electronics Development**
- Summary



Manoel Barros Marin



Electronics Development

HardWare

Development Procedure


1. Specification
2. Schematics design
3. “Printed Circuit Board” (PCB) design
4. Simulation
5. Components procurement
6. Prototype production
7. Functional and Qualification (performance and radiation tolerance) tests
8. Production
9. Production tests

Electronics Development

HardWare


EDA Tools

Schematics



PCB

Ref	Designator	Value	Footprint	Quantity	Unit	Cost
1	U1	74VHC00	74VHC00	1	IC	0.05
2	U2	74VHC00	74VHC00	1	IC	0.05
3	U3	74VHC00	74VHC00	1	IC	0.05
4	U4	74VHC00	74VHC00	1	IC	0.05
5	U5	74VHC00	74VHC00	1	IC	0.05
6	U6	74VHC00	74VHC00	1	IC	0.05
7	U7	74VHC00	74VHC00	1	IC	0.05
8	U8	74VHC00	74VHC00	1	IC	0.05
9	U9	74VHC00	74VHC00	1	IC	0.05
10	U10	74VHC00	74VHC00	1	IC	0.05
11	U11	74VHC00	74VHC00	1	IC	0.05
12	U12	74VHC00	74VHC00	1	IC	0.05
13	U13	74VHC00	74VHC00	1	IC	0.05
14	U14	74VHC00	74VHC00	1	IC	0.05
15	U15	74VHC00	74VHC00	1	IC	0.05
16	U16	74VHC00	74VHC00	1	IC	0.05
17	U17	74VHC00	74VHC00	1	IC	0.05
18	U18	74VHC00	74VHC00	1	IC	0.05
19	U19	74VHC00	74VHC00	1	IC	0.05
20	U20	74VHC00	74VHC00	1	IC	0.05




Electronics Development


HardWare

Simulation

Critical parts with low/medium-speed signals in
Spice-based simulator



Critical parts with high-speed signals in
3D Field Solver




Electronics Development

HardWare

Tests


Functional & Qualification Tests



Radiation Tests



Production Tests



System Calibration



Electronics Development

FPGA GateWare

We are describing HARDWARE






Hardware Description Language (HDL)

```
simple_delay_counter : process (delay_rst, delay_clk, delay_ena)
begin -- process
  if delay_rst = '1' then
    s_count    <= delay_ld_value;
    s_delay_done <= '0';
  elsif rising_edge(delay_clk) then
    if delay_ena = '1' then
      if delay_ld = '1' then
        s_count <= delay_ld_value;
      else
        s_count <= s_count - 1;
      end if;
    end if;
    if s_count = 0 then
      s_delay_done <= '1';
    else
      s_delay_done <= '0';
    end if;
  end if;
end if;
end process;
```



Schematics



Electronic Engineering @ CERN

BL4S 2022

(28/09/2022)

Outline:

- Introduction
- Electronics @ CERN
- Electronics Development
- **Summary**




Manoel Barros Marin



Summary

- CERN offers nice challenges to students, graduates and professionals
- TDAQ are used in both Particle Accelerators and HEP experiments
- TDAQ covers a large variety of electronics
- At CERN we usually design our own electronics
- You can always contact me to discuss about this 😊: manoel.barros.marin@cern.ch



**Any
Question?**



... from the previous lesson

What is an Field Programmable Gate Array (FPGA)?

FPGA - Wikipedia



https://en.wikipedia.org/wiki/Field-programmable_gate_array

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".



... from the previous lesson


- **FPGA fabric (matrix like structure) made of:**
 - I/O-cells to communicate with outside world
 - Logic cells
 - Look-Up-Table (LUT) to implement combinatorial logic
 - Flip-Flops (D) to implement sequential logic
 - Interconnect network between logic resources
 - Clock tree to distribute the clock signals



... from the previous lesson

- But it also features Hard Blocks:

Example of FPGA architecture





Introduction (4 of 13)

COTS: fixed architecture

- **Microprocessor (μ P):**
 - **Computer Central Processing Unit (CPU)** on a single Integrated Circuit (IC) (e.g. Intel i7, AMD RYZEN)
 - Represents the **core of a computer**
 - **HIGH computing power** for general purpose applications
 - **Single/Multi-thread** processing

Example Diagram of Microprocessor




Introduction (5 of 13)

COTS: fixed architecture

- **Microcontroller (MCU):**
 - **Small computer** on a single integrated circuit (e.g. Atmel AT Mega, Microchip PIC)
 - Multiple **peripherals** (e.g. ADC, timer)
 - **LOW computing power** for general purpose applications (compared to μP)
 - May be used in **Real Time** applications (capable of **low latency** & Real Time Operating Systems (**RTOS**))
 - Very common in **Embedded Systems (ES)** (e.g. Arduino, modem, TV)
 - **Single-thread** processing



Example Diagram of Microcontroller




Introduction (6 of 13)

COTS: fixed architecture

- System On Chip (SoC):
 - Like a **microcontroller with steroids** 😊
 - **ARM architecture** has become standard
 - Multiple **peripherals** (e.g. GPU, DSP)
 - **HIGH computing power** for general purpose applications (capable to run **Operating Systems** (e.g. Linux))
 - May be used in **Real Time** applications (capable of **low latency** & Real Time Operating Systems (**RTOS**))
 - Very common in **Embedded Systems (ES)** (e.g. smartphones, tablet)
 - **Single/Multi-thread** processing

Example Diagram of SoC





Introduction (7 of 13)

COTS: fixed architecture

- **Digital Signal Processor (DSP):**
 - Specialized **microprocessor** with its architecture **optimized for digital signal processing** (e.g. FFT, filters)
 - **Dedicated blocks** for mathematic operations (e.g. multiplier-accumulators (MAC), shift registers)
 - May have multiple **peripherals** (e.g. ADC, timer)
 - Separated Data/Instruction buses (**Harvard architecture**)
 - **HIGH computing power** for **specific applications**
 - May be used in **Real Time** applications (capable of **low latency**)
 - **Single/Multi-thread** processing


Example Diagram of DSP




Introduction (8 of 13)

COTS: fixed architecture

- **Graphic Processor Unit (GPU):**
 - A GPU is a **multi-core** integrated circuit highly tuned for graphics generation
 - Used as **co-processor** in computers
 - Very common for **graphics generation** but becoming very popular for **other applications** (e.g. Medical, Physics)
 - **VERY HIGH** computing power for **specific applications**
 - **Multi-thread** processing
 - Complex **parallel programming**




Example Diagram of Combined CPU + GPU Processing



Introduction (9 of 13)

COTS: configurable logic

- **Complex Programmable Logic Device (CPLD):**
 - Programmable Logic Device (PLD)
 - Features logic elements (e.g. AND gate), registers, I/O blocks (it may feature PLLs & memories)
 - Non-volatile (Flash-based) configuration memory
 - Very common for interfacing (glue logic) and/or implementing SIMPLE processing cores
 - Very good option for Real Time applications (capable of low, fixed and deterministic latency)
 - LOW computing power for specific applications
 - Parallel processing



Example Diagram of CPLD

