

#### **OpenIPMC-HW**

#### AN OPEN-SOURCE MEZZANINE WITH A CUSTOMIZABLE FIRMWARE FOR ELECTRONIC APPLICATIONS

André Cascadan, Luigi Calligaris, Antonio Bassi (SPRACE - UNESP)

WORKSHOP RENAFAE 2022

#### In this presentation

- $\circ~$  Brief intro to ATCA and IPMC
- OpenIPMC-HW: mezzanine board designed for IPMC applications
- OpenIPMC-FW: customizable firmware framework for the mezzanine
- Experience from production and testing

#### **ATCA and IPMC**

#### Advanced Telecommunication Computing Architecture (ATCA)

#### Industrial computing standard

- Reliability
  - System monitoring & management
  - Components redundancy
- High power available to devices
  - Forced air cooling by the use of fans
  - More than 10 kW / cabinet possible
  - Big FPGAs, servers and fast optical transceivers
- Fast inter-board backplane connections
  - Precise clock synchronization (10s of ps jitter)
  - High-speed communication (16-28 Gbit/chan)
- ATCA crates for CERN expts: up to 14 boards
  - COTS cabinets **bought through public tender** 
    - Need standards compliance




14-boards ATCA crate


# ATCA Shelf Manager and IPMC

#### • ATCA shelf like a LEGO set

- Mechanical frame + interconnection backplane
- Replaceable components (FRUs)
  - Boards, power supplies, boards, shelf managers, ...
- Shelf Manager Controller (ShMC)
  - Orchestrates turning on/off the FRUs
  - Controls the power of the fans (cooling loop)
  - Polls to each FRU to monitor its conditions
  - Provides a shelf management interface via UDP/IP
- Intelligent Platform Management Controller (IPMC)
  - One for each FRU (including the boards)
  - Controls the power of the FRU
  - Reports the status of the board to the ShMC
  - Agrees with the ShMC changes in the power state

The ShMC is an orchestra director, doesn't know how to play an instrument The IPMC follows the ShMC and knows to play its own specific instrument





## ATCA boards for CMS Phase-2 tracker



Serenity board (Imperial College London & KIT)

- Outer Tracker Data Trigger and Control (DTC)
- Total of 216 to be used
- ATCA standard, swappable FPGA mezzanine



Apollo board (Boston University)

- Proposed for the roles of IT DTC and TF
- Total of 28 (DTC) + 162 (TF) to be used
- ATCA standard, two-pieces board
  - Services + Optical/Processing

# **OpenIPMC software**



- Portable IPMC software for embedded systems
- PICMG-compliant IPMI functions
  - Power negotiation and hot-swap (M-states, handle, etc.)
  - Instantiate board sensor records, declare them to ShM, read-out and publish data
  - Focus on simplicity: optional functions can be added to the project by the user
- Platform-independent design, written in C
  - Can quickly port the project to different architectures (e.g. ZynqMP, ESP32, STM32)
- Based on FreeRTOS operating system
  - Can run independent "tasks" in parallel (w/ prioritization)
  - Flexible software development, thanks to task decoupling
  - Supported by many SoC manufacturers (TI, NXP, ST, Xilinx, Microsemi...)
- OpenIPMC is free and open source software
  - Can be easily customized to fit a new board, and modified to be debugged
  - No need to sign NDAs for contributors, curious newcomers and students



### **OpenIPMC - HW The mezzanine**

# **Requirements for OpenIPMC-HW**




- An open hardware platform for IPMC software (like OpenIPMC)
  - Developed in collaboration with Karlshue Institute of Technology (KIT)
  - Complements OpenIPMC to realize a fully open IPMC platform
  - Designed using the CERN-sponsored KiCAD EDA suite
- Fully compatible with CERN-IPMC and LAPP IPMC specifications
  - JEDEC MO-244 LP-DIMM form factor: 82,0 x 18,3 mm
  - Compatible with the new UART scheme (SoC debug via SOL + IPMC debug + SoC configuration)
  - 9 sets of AMC control pins + all LAPP GPIOs routed to the


#### • Hardware components

- We chose low-cost components, in current production with long lifecycle
- ST Microelectronics STM32H745 Microcontroller
  - Extensive documentation & free toolchain/IDE software (STM32CubeIDE)
- Relatively simple manufacturing
  - 8 layers FR4, no buried/blind vias, 0.8 mm pitch BGA, needs hard gold edge fingers


## **OpenIPMC-HW layout: schematic**




#### **OpenIPMC-HW layout: picture**



### Dev tools: Breakout Board



- Useful for tests and basic developments
- Very cheap and simple to produce



#### Manufactured PCBs for the breakout board


3D model for the breakout board

#### **OpenIPMC-FW customizable firmware framework**

# **OpenIPMC-FW**


- Characteristics
  - Multitasking driven by FreeRTOS
  - Developed with the STM32CubeIDE tool
  - Free and open source project
- Components
  - Framework with generic functions
    - Access to the resources available on the mezzanine
      - Flash memory, ETH, USB
    - Access to the ATCA board under management
      - I2C, GPIOs, UART, JTAG
    - Common API
  - Board-specific code
    - IPMC needs to be adapted to each specific ATCA board
      - Sensors, boot sequence, monitoring policy...
    - $\circ$   $\,$  Access to the ATCA board through the common API  $\,$

#### High-level Abstract API



# **OpenIPMC-FW:** main features

- **OpenIPMC-SW**  $\rightarrow$  main IPMC function (PICMG 3.0 Std) Ο
- Command Line Interface  $\rightarrow$  user console to the mezzanine
  - Available via **UART**, **USB** (VCP: Virtual COM Port), and custom **Telnet** server
- IO expanders  $\rightarrow$  AMC management signals (up to 9x AMCs) Ο
  - Custom driver to control all the 90 GPIO pins for AMC mezzanines
- Lightweight IP (LwIP)  $\rightarrow$  network 0
  - TCP/IP & UDP/IP stack and protocols as TFTP, ...
- YAFFS2 Flash File System Ο
  - Uses **flash** memory chip soldered **on card**
  - Store configuration parameters and logs
- Remote FW upgrade via IPMI Ο
  - Compliant to PICMG HPM.1 standard




FRU Payload

OpenIPMC-*HW* 

Features Mng. I2C Sensors I2C(bb)


ETH Master JTAG GPIOs(35+16) USB UARTS JTAG




### **Experience from mezzanine** production and testing

## Production

- $\circ~$  Prototype production by three institutes  $\rightarrow$  test the "ease of production"
  - No significant issues, some lessons learned
  - Board v1.0 was followed by v1.1
- Karlsruhe Institute of Technology KIT (Germany)
  - PCB outsourced, in-house assembly
  - 16 prototypes v1.0 nov/2020 + 50 boards v1.1 june/2021
- Boston University (USA)
  - PCB and assembly outsourced
  - 8 boards v1.1 jan/2021
- São Paulo
  - 20 boards planned to be produced in 2021
    - **Chip shortage** forced us to reduce to 12 boards v1.1 (dec/21)
    - PCB and assembly outsourced (to Brazilian companies)
  - Plan to produce in Brazil more boards 2022/2023
    - Continuing chip shortage will continue to impact production





### Production



Boards produced in Brazil (dec/2021)


Boards produced in Germany (june/2021)

# Test Tools: Manufacturing Test Board

- Uses a healthy board to quickly test a lot of production
  - Checks all connections and board functionalities
  - One UART of both are used for communication

#### • Two complementary firmwares:

- TESTER firmware
  - Controlled via PC console (USB VCP)
  - Sends test commands to DUT
  - Monitors test output
  - Prints results on PC console (USB VCP)
- DUT (Device Under Test) firmware
  - Programmed into the MCU via USB DFU
  - Responds to commands from TESTER



#### Test setups

- $\circ~$  OpenIPMC-HW is currently being tested in 3 ATCA boards
  - Pulsar-IIb, at SPRACE (São Paulo)
  - Serenity, at KIT (Germany) and CERN
  - Apollo, at Boston University



Pulsar-IIb @ SPRACE







Serenity @ KIT

## Summary

- IPMCs are required for ATCA board operation
  - IPMC configuration is highly dependent on the ATCA board characteristics
  - SPRACE developed OpenIPMC: a portable & flexible open source IPMC code
- SPRACE and KIT developed OpenIPMC-HW mezzanine
  - Compatible with CERN-IPMC and LAPP IPMC specifications
  - Free and open-source hardware
  - Firmware framework allows customization for different ATCA boards
- Total 85 boards produced and under test
  - Manufactured successfully in 3 countries  $\rightarrow$  Brazil, Germany, US
  - Mezzanines under test on 3 different ATCA boards
    - Pulsar-IIb (São Paulo), Apollo (Boston University) and Serenity (KIT and CERN)
  - Severe chip shortage is being an enormous challenge for us since last year






#### Thanks from the SPRACE team!

A pesquisa aqui apresentada recebe o suporte da FAPESP (processos 2018/18955-0 e 2019/18166-9)



# **Other IPMC alternatives**

- Thought experiment: consider ATCA boards designed by an user
  - e.g. the Serenity or the Apollo boards for the CMS tracker
- The IPMC is **specific** to that board design
  - Different boards have different components
    - CPUs, FPGAs, hard disks, radio transceivers, ...
    - The IPMC needs to know how to turn them on/off
    - The IPMC needs to know how to read temp/voltage/...
- The board designer chooses an IPMC for the board
  - This can be an IPMC designed by him...
  - ... or an IPMC designed by **someone else**
  - What counts is the configuration of the IPMC for that board
- LHC expts adopted an IPMC DIMM standard by LAPP (Annecy, FR)
  - $\circ~$  LAPP IPMC module was quite complicated  $\rightarrow$  abandoned
  - FNAL IPMC designed uniquely for Pulsar2b (fw by SPRACE)
  - CERN IPMC is the adaptation of a commercial product by PPS
    - **BIG** problems with license, NDAs, support...





LAPP IPMC



FNAL IPMC




CERN IPMC

#### Evolution of OpenIPMC support on different devices

- First platform: Cortex-R5 cores on Zynq US+
  - IPMC (R5) and Linux (A53) running in the same device
  - Targeting the ATCA-ZynqMP management module by KIT (proposed for Serenity-A2577)
- Portability exercise: ESP32 microcontroller
  - Not a "serious" device, but very different arch from Zynq, cheap and very flexible
- First mainstream MCU: STM32 microcontroller
  - $\circ$   $\,$  Successful porting opened the way to design of the DIMM module







# Choice of the microcontroller

• The OpenIPMC software runs on top of FreeRTOS

- Software shown to be easily portable on new MCUs (~3 wks)
- Plenty of MCU manufacturers to choose from


#### • We chose **STM32H745XIH6** by STMicroelectronics

- Number of I2C/SPI hardware peripherals
- Number of GPIOs/UART/USART
- Availability of an free toolchain
- Availability of an evaluation board
- Our experience with other STM32 MCUs
- Performance margin for future upgrades
- Large SRAM/Flash memories
- Expected reliability of the manufacturer
- Cost

#### What we get in addition


- High speed USB device/host/OTG
- Efficient SMPS to power the core
- External memory support
- Lots of other features we will not use (e.g. HDMI driver)

arm CEVA CYPRESS SPRESSIF Infineon **BIAR** MEDIATER **Міскосні**р NORDIC NP MIPS ουνοτοο REALTEK RENESAS NRISC-V percepio<sup>®</sup> 57 SYNOPSYS<sup>®</sup> SiFive 1 TEXAS **S** XILINX




_	$\rightarrow$	4	/	6	

- $\rightarrow$  up to 168 / 4 / 4
- $\rightarrow$  STM32CubeIDE
- $\rightarrow$  NUCLEO-H745ZI-Q (cost: 23 CHF)
- $\rightarrow$  STM32F103C8T6 (e.g. "Blue pill" board)
- $\rightarrow$  480 MHz Cortex-M7+240 MHz Cortex-M4
- $\rightarrow$  1024 kiB / 2048 kiB
- $\rightarrow$  STMicroelectronics is a leader in MCUs
- $\rightarrow$  17.45 \$ per piece
- $\rightarrow$  USB programming & terminal
- $\rightarrow$  better thermals
- $\rightarrow$  store config/firmwares/etc



https://www.st.com/en/microcontrollers-microproce ssors/stm32h745-755.html#documentation


### **OpenIPMC-HW DIMM connections**



Note: among the GPIOs some pins can be configured as UARTs, following the SoC Interest group layout

### **OpenIPMC runtime structure**

- Two interfaces between OpenIPMC hardware-agnostic code and hardware drivers
  - Hardware Abstraction Layer 
    interface to hardware driver used for IPMI functions (IPMB, blue led..)
  - **Board-specific controls**  $\rightarrow$  customize board-specific behavior (how to turn on power, read sensors..)
- Other tasks (not shown in picture) can run aside of the OpenIPMC stack



# STM32H745XI Microcontroller: specs

#### • Cores

- 1x ARM Cortex-M7 (480 MHz max)
- 1x ARM Cortex-M4 (240 MHz max)

#### • Package

- 265-TFBGA
- **14x14mm**
- 0.8mm pitch


#### • Memory

- 2x 1 Mbyte Flash
- 64 I + 128 D Kbytes TCM (M7 only)
- 864 Kbytes SRAM

#### • Power

- Input 1.62 to 3.6 V
- Integrated SMPS+LDO

- IOs
  - 168x GPIOs
  - 4x l<sup>2</sup>C
  - o 6x SPI
  - 8x UART
  - Ethernet MAC
  - USB host/device/OTG
  - Quad-SPI
- Others
  - LCD-TFT
  - JPEG Codec
  - ADCs
  - DACs
  - OpAmps
  - Graphical Accelerator



TFBGA 240+25

## Sensor readings

clia sensordata 8c

Pigeon Point Shelf Manager Command Line Interpreter

HotSwap Sensor — 8c: LUN: 0, Sensor # 1 ("Hot Swap Carrier") Type: Discrete (0x6f), "Hot Swap" (0xf0) Belongs to entity (0xa0. 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed

**IPMB** Sensor

Sensor reading: 0x00 Current State Mask 0x0010 8c: LUN: 0, Sensor # 2 ("IPMB-0 Sensor") Type: Discrete (0x6f), "IPMB Link" (0xf1) Belongs to entity (0xa0, 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed Sensor reading: 0x88 Current State Mask 0x0008 Temperature

form PIM400

8c: LUN: 0. Sensor # 3 ("TEMP PIM400") Type: Threshold (0x01), "Temperature" (0x01) Belongs to entity (0xa0, 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed Raw data: 42 (0x2a) Processed data: 32.320000 degrees C Current State Mask: 0x00

Current on PIM400 8c: LUN: 0, Sensor # 4 ("CURRENT PIM400") Type: Threshold (0x01), "Current" (0x03) Belongs to entity (0xa0, 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed Raw data: 3 (0x03) Processed data: 0.282000 Amps Current State Mask: 0x00 8c: LUN: 0, Sensor # 5 ("-48V A PIM400") Voltage on -48 line Type: Threshold (0x01). "Voltage" (0x02) (Channels A and B) Belongs to entity (0xa0, 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed Raw data: 162 (0xa2) Processed data: 52,650000 Volts Current State Mask: 0x00 8c: LUN: 0. Sensor # 6 ("-48V B PIM400"" Type: Threshold (0x01), "Voltage" (0x02) Belongs to entity (0xa0, 0x60): FRU # 0 Status: 0xc0 All event messages enabled from this sensor Sensor scanning enabled Initial update completed Raw data: 162 (0xa2) Processed data: 52.650000 Volts Current State Mask: 0x00

Sensor reading test: Shelf Manager CLI is printing the sensor readings of Serenity @ KIT.