

EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH European Laboratory for Particle Physics

EVALUATION OF A HIGH SPEED BOOLEAN PROCESSOR PLC MODULE IN PROSPECT OF THE LHC BEAM INTERLOCK SYSTEM

Manuel Zaera Sanz AB/CO Industrial Support CERN CH – 1211 Geneva 23 Switzerland



- > Introduction to the LHC Beam Interlock System
- > **BIC Implementation Solutions**
- > An Overview of the FM 352-5 module
- Programming and Operating the FM 352-5
- > Control: Program and Response Time Analysis
- > Monitoring: Requirements and Programming
- Conclusions and Further work



Layout of the LHC Beam Interlock System









BIC Implementation Solutions

- BIC features: Fast (order of µs), reliable, embedded in host system (all in one), and fast link to carry the Beam Permit information.
- Several Possible BIC implementations:
 - > C-PCI
 - > VME
 - > PLC
- PLC (Programmable Logic Controller):
 - Modular Design: Power Source, CPU, DI/O, Ethernet, Profibus, etc...
 - Easily scalable and programmable
 - Robustness and Reliability
 - "Cheap" faced to other solutions as VME
 - ✗ Main Problem: Slow (Scan cycle 150ms)
 - Control: Millisecond response time
 - Monitoring: Millisecond granularity for time stamping
 - Solution: Use of the High Speed Boolean Processor FM352-5





Programming and Operating

- Standard Siemens Programming environment known as STEP7
- Communication with the CPU (Input/Output) via 14 bytes pipe



- Reduced Set of Programming Primitives: Flip-Flops, Binary Logic, Timers, MPX, Counters, Shift Registers, Adders, Multipliers and Dividers
- Parallel execution of Programs using a Multi-phase Clocking



Control: Program and Response Time Analysis

FB3 : Pgm352-5

This FB is used to contain the user program to be downloaded to the FM 352-5. It is to be stored in the user project for simulation of the FM and debugging. It is to be used in conjunction with FB "FM Interface Debug" for Simulation and Debug of the FM352-5. For Simulation and Debug, it is downloaded to the PLC along with the normal user program. In this mode, the FM is in a pass through state so that the real inputs and outputs are available to the Simulation and Debug operation.

Network 1	Beam	Interlock	control	(AND)	i

Comment:						
#DIn[0]	#DIn[1]	#DIn[2]	 	#DIn[13]	#DIn[14]	#DOut[0]

mment:		
#DIn[0]	#D0ut[1]	
#DIn[1]		
#DIn[2]		
#DIn[14]		





Control: Program and Response Time Analysis

• The <u>Number of Inputs</u> to an AND or to an OR gate does <u>NOT</u> affect the Response Time.

AND gate of 2 inputs





AND gate of 12 inputs



Control: Program and Response Time Analysis

• The <u>Size of the program</u> does <u>NOT</u> affect the Response Time due to it is executed in <u>Parallel</u> (FPGA) not sequentially

Complex Program + OR gate: 51% FPGA

		1) [Osc].CH 2) [Osc].CH 3) [Osc].CH	11 20 V 12 20 V 13 20 V	2.5 uS 2.5 uS 2.5 uS									
->		Respons	se Time	: 3.5us	a 11-d a gas gas well	ersteller aller t	enetain ^{a ave}	4-4 9 4 9 10	******	-1. · · · · · · · · · · · · · · · · · · ·	tan (in trans	a hala karingka	
	- - - -												
2	Input	2 ••••••••••••••••••••••••••••••••••••	nte posta de la contra La contra de la contra	, constructions and the second se	w.munutputaµukj → → → → → →	- 		գլատետ ^{ուր}	,,,,,.,,		anulyaanu 	nactasya	•
->	- - - -												
	Outp	ut • do state our o	e od pelod de	≻ <u>alı: al</u> i fa ifi≹ f	stista – btime	la, je se	₩₩₽+•┧	· · · · ·					
->	- - - -					- - - -		بنظر ب ^{ن ر}	, a formation of		فوالطا الطاؤول بلد		
	-												

Simple Program (the output follows the input): 11% FPGA







Control: Program and Response Time Analysis

- The Typical Response Time of an <u>Output Activation</u> is **3µs**
- The Typical Response Time of and <u>Output Deactivation</u> is **6µs**

Output Activation



Output Deactivation

				_					<u> </u>												
⊢'							l '	· · · .	L '		•		1	· ·	•			'			۰.
F									1												
F		 [Osc].Cl 	H1 20	V 2	2.5 uS	S			L.												
F		2) [Oscl.C	H3 20	V P	2.5 u	s -			1												
									_ .												
L		D							L.												
F		Respon	se III		6US				L.												
F									4												
F									_												
								· · ·	<u> </u>												
F									L.												
F									4												
F.									+												
F	Inpu	t							+												
	and the second	a name in the set	and the first	summer.	the state	Lunara		Instant at													_
1.4	1.1.1							100	-												
F									+												
F									+												
F		i	i				i		ł			 	.i		i						
H	+++-	++++	+++	\mapsto	\rightarrow	++	\mapsto	+++	ti t	-1-1	-	 	+-+-	+ +	T T	-		1		1 1	
F									Ł												
F									÷												
F									┢												
F									t i						-	للمهر	-		100		1010
\vdash								· · ·-	÷					<u>مر</u> -	PRO 1						
F									t					d and a second							
F													هر ا								
F	Out	put											1								
E .			يبليك ويعت	-		-		والمحمد والجو	۲.,		- M-	 Sec. 1									
-														· ·							
F																					
F									T												
F									F												
F									T I												
F									- ·												
F									F												
Γ.									t _												
F									T												
F,				I	1.1	1 1	1	1 1 1	τ.			1 1		1 1	1						



Control: Program and Response Time Analysis

• Chained Modules Configuration and Program:



Control Program run by FM352-5(1)

Network 1: External Inj	put	
Comment:		
#DIn[0]	#D0ut[5]	
Control P	rogram run by FN1352-5(2	()
Network 1: Chained Input	rogram run by F1V1352-5(2	()
Network 1: Chained Inpu Comment:	at	

- Response Time for Chained Modules of an <u>Output Deactivation</u> is ~ 9.25µs
- Response Time for Chained Modules of an <u>Output Activation</u> is ~ 10.83µs





Control: Program and Response Time Analysis

Conclusions about process control using the FM352-5:

- We have a Knowledge of the environment **3µs** delayed.
- We could <u>Control</u> the process with a Granularity of **6µs** in * Single FM352-5 Configuration or 12µs in Chained Configuration.
- If we check the FPGA percentage of <u>Occupation</u>
 - A single logical gate of 2 Inputs (AND or OR): 11% 0
 - A single logical gate of 12 Inputs (AND or OR): 12 % \Leftrightarrow
 - With an AND gate of 12 inputs and an OR gate of \$ 12 Inputs: 12%
 - FPGA percentage of occupation computed through -ф-Time Slices (1200 maximum, 436 minimum for fixed resources - Intelligent Compiler Savings).



Monitoring: Requirements and Programming

 <u>Target</u>: Continuous monitoring of the inputs performing a **Time Stamping** if any of these signals change.





Monitoring: Requirements and Programming

- Several Solutions for Absolute Time Stamping.
- Programming Elements for **Time Interval Measurement**:
 - **Timers:** The time is measured in tenths of μs. We have precision of 10μs.
 - × Counters:
 - <u>Internal</u> Clock Generation: CP_GEN programming primitive allows a maximum frequency of 50 KHz (20μs)
 - <u>External</u> Clock Generation: The Maximum frequency allowed is 200kHz (5µs).
 - Counter <u>Using Frequency Divisors</u>
 400KHz (2.5 μs):







- The LHC Beam Interlock system must be **Safe** and **Real-Time**:
 - Robust and Reliable: PLC module
 - Deadlines of μ seconds order (LHC Beam Turn = 88 μ s)
- The FM352-5 provides these features as a PLC module.
- We could consider the FM352-5 Boolean Processor as a Promising Monitoring and Control Device for the heart of the BIC.
- Further work: Evaluation of VME device faced to the PLC module.



- Acknowledgments: I like to thank the input of *Bruno Puccio* and *Rudiger Schmidt*.
- References:
 - F. Bordry, R.Denz, K-H.Mess, B.Puccio, F.Rodriguez-Mateos and R.Schmidt, *Machine protection for the LHC: Architecture of the Beam and the Powering Interlock systems*, LHC Project Report 521, 2001
 - Vicente Soriano, Manuel Zaera, Carlos Palau, Manuel Esteve, Comunicaciones Industriales. Programacion de PLCs y PROFIBUS (in Spanish), ISBN 84-699-3375-2, 2000.
 - Siemens, FM352-5 High-Speed Boolean Processor. User Manual, Edition 12/2001.



THANK YOU FOR YOUR ATTENTION !!!