# Status of CNGS hardware interlocking

- **Introduction to the extraction interlock system**
- **Equipment interlocks:** 
	- **Power converters & magnets**
	- Target
	- ▪Dumps
- **Beam instrumentation interlocks**
- ▪Control issues
- ▪Summary

#### Aim of this presentation

- Open issues.
- Identification of required links  $\rightarrow$  cables for B. Puccio

#### Beam Interlock Controller

The Beam Interlock Controller (BIC) is one of the core entities of the interlock system.

- The BIC module collects the *User-permit* (interlock) signals.
- Each BIC will have 16 inputs :
	- **Thermaskable** inputs. Always active
	- 7 **maskable inputs**, provided the SPS beam intensity is 'Safe' (< ~ 3 ×10<sup>12</sup>). The 'Safe Beam Flag' is generated from the SPS BCT (implemetation still to be defined).
- A standard BIC provides one output corresponding to the logical *AND* of all inputs.
- **EXECTE FIGURE:** Different BICs can be connected to each other by :
	- **...** interlock loop (fiber optic link), used for the rings.
	- $\blacksquare$  BIC output  $\rightarrow$  BIC User-permit ('daisy-chain').
- **BIC** internal history buffer :
	- **All transitions are logged and time-stamped (to the**  $\mu$ **s).**
	- For the SPS, the start of the super-cycle is also recorded.
	- Possible extension : recording of the extraction pre-pulses  $\rightarrow$  precise extraction time.

### LSS4 extraction interlock architecture

- **EXECT** Architecture is sectorized to avoid (minimise) Xtalk between LHC and CNGS and allow flexible operation & setup.
- Each sector / zone controlled by one (or more) dedicated BIC.



#### A master module :

- $\triangleright$  receives the summary ouput signals from 'local' BICs.
- $\triangleright$  interfaces to the slow machine timing system (not yet defined!).
- ➢ performs the LHC / CNGS arbitration and sends **the extraction permit signal to the extraction kicker MKE in LSS4**.

#### Hardware for TT40/TI8 test **Courtesy** *Application* B. PuccioH. Simplified layout of the installed material: *Extraction* Control Network *Enable* PCs VME crate with Lynx*OS* ser Interface BPM BLM CPU + CTRP VAC **Modules** MKE etc… Patching Core BIC **Optical** User Interfaces modules modules module to Extraction Kicker 08.04.2005 **MPWG - CONGRESS Special / J.We**

# CNGS interlocking : aims

- Protection of the extraction channel and the transfer lines (TT40, TT41) – similar to the requirements for TI8 / LHC.
- Protection of the T40 target (and what is behind) :
	- $\triangleright$  At high intensity it is important to hit the target within 0.5 mm of the axis (target rod  $\varnothing$  4 & 5 mm) to avoid potential damage to the rods.

T40 intercepts a fast extracted 400 GeV proton beam with two 10.5 µs long spills spaced by 50 ms. The nominal beam intensity is  $4.8\times10^{13}$  protons per cycle, the ultimate intensity  $7x10^{13}$  protons.

The normalised emittance is  $\sim 12\pi$  mm mrad, the size is  $\sim 0.5$  mm.



# Interlocking issue

Interlocking of a fast extraction into a line is delicate :

■ We must be sure *in advance* that all elements are at the right setting. *Surveillance of critical HW settings → PCs !!!!!! Interlocks are reset & re-evaluated for every cycle.*

▪ Beam instrumentation only gives *post-mortem information* !

*For CNGS we can however stop the second extraction. We may latch (i.e. maintain) the interlock → blocks further extraction → manual reset.* 

# List of interlocked 'elements'

#### Extraction channel & SPS ring :

- **Beam position in extraction bump (M)**
- Settings of orbit bumpers (M)
- Beam loss in extraction channel (M)

Interesting addition :

■ Coarse energy interlock (CNGS,  $FT \leftrightarrow LHC$ )

#### Transfer line & target :

- Vacuum
- **Extraction kicker**
- TEDs & TBSEs
- CNGS decay tube shutter
- **CNGS target assembly**
- $\blacksquare$  PCs (M)
- Magnets
- Horn
- Beam losses (M)
- Position at target, trajectory (M)
- **Screen positions (M)**
- $\blacksquare$  Beam size ? (M)
- Hadron stop cooling

#### **(M) = maskable**

# PC interlocking

Consequences on PC tolerances (dipoles) of **0.5 mm tolerance on the beam position at T40** :



**Much tighter than TI8 !**

- For the dipole strings the tolerances are all at the 0.1% level tough (time + ripple) !
- For orbit correctors one has to watch out during steering.
- Surveillance of

*wrong settings* → *time un-critical !* 

*failures* → *time critical !*

# PC surveillance - ROCS

The present PC surveillance is performed inside the ROCS system, a VME crate with PPC (lynxos), timing cards (TG8), ramp cards and ADC cards that controls a number of SPS PCs.

Interlock implementation:

- **Timing interrupt (ms machine timing)**
- **EXEC** Retrieve current measurement



- *1 .. N ms-samples from continuous measurements: in 2004, 1 sample was finally used.*
- **Average and compare if within tolerance with reference value for a predefined list of converters.**

*OP tolerances in 2004 :*

▪ *3 ×10-4 on main dipoles and quadrupoles (3 converters).*

■ 1-2 ×10<sup>-3</sup> *on dipole strings, indiv. quadrupoles and bumpers (26 converters).* 

▪ Generation of fast extraction permit (**FEI**) signal.

✓**Automatic removal of extraction permit after 1… 255 ms (was set to 20 ms in 2004).**

- ✓**Very efficient protection against wrong settings.**
- ! **Dead time (surveillance** → **extraction) : ~2-3 ms**

?**Operational issue : long term stability of ADCs, PCs, ripple achievable tolerances.**

# Extraction & ROCs timing

The ROCs system gives 2 extraction permit signals :



#### PC failures – examples of simulations

**The filter inside the PC has an important (and favourable) effect on the current decay just after the fault.**





**All simulations : courtesy C. De Almeida Martins (AB/PO) All simulations : courtesy C. De Almeida Martins (AB/PO)** 

#### PC failures – more examples



### ROCS interlock performance

- **The ROCS FEI provoque excellent protection against wrong trims/settings.**
- From the simulations, despite the favourable effect of the filters, the FEI is not fast enough to provide full protection against PC failures.
- There are windows of a few milliseconds were a PC failure cannot be caught :
	- **MSE : in some cases the beam may only 'graze' the target.**
	- *Dipole strings : off-center impact ~ 1-2 mm or so.*

#### Can we do better for the critical circuits ?

- $\triangleright$  Direct interlock signal from the PC would be excellent for internal faults.
- ➢Fast detection of the decaying current by an external HW system.

#### Both possibilities are being investigated….

### Fast Current Decay Monitor

- The aim is to develop a system based on the detection of fast voltage changes that is able to reach detection limits on current changes of  $\sim 0.1\%$  in 1 ms.
- Tests of a DESY system are ongoing... and seem very promising.
	- **If seems one can react on current drops of**  $\sim$  **twice the PC ripple (low noise).** 
		- $\rightarrow$  for the MSE which has the highest ripple ( $\pm$  4 x 10<sup>-4</sup>)  $\rightarrow$  tolerance  $\sim$  10<sup>-3</sup>
- This system does not know the absolute current value, it is not a replacement for, but a complement to the ROCS interlock.
- When this system will be available, the following converters should be equipped:
	- ➢*Extraction septum MSE.418*
	- ➢*TT40 dipoles strings MBHA and MBHC.*
	- ➢*The TT41/TI8 switch dipole string MBSG.*
	- ➢*The TI8 and CNGS main dipole converters.*

# Shared main dipole converter



- **EXECT** Former LEP main dipole converter, shared between CNGS/TI8.
- **Electronic switching (2006?).**
- 'Standard' surveillance of PC cannot resolve a switching error.
- **There is one DCCT in each branch that is 'reserved' for interlocking.**
- Options for special DCCT surveillance :
- **. Survey each DCCT with a reserved MUGEF** channel and use the standard surveillance. Possible, but PO does not really like such 'dummy' MUGEF PC channels.
- **Build a 'low-tech' (no high accuracy needed !)** comparator to check each DCCT against a ref.

# ROCS interlock list for CNGS/TI8 upstr.

Preliminary list ROCS FEI interlocks :

Prel. list FCDM / internal PC interlocks :





**Special channels, to be confirmed !**

# Magnet interlocks

- MSE magnet surveillance :
	- $\checkmark$  Direct interlock signal from the PLC that surveys the septum to the TT40 BIC. This interlock is sent out 10 ms *BEFORE* the MSE PC is stopped.
	- ➢The absence of this link was (one of) the reason why we made the hole in TT40.
- Warm Magnet Powering Interlock (WIC) system :
	- ➢This PLC-based system surveys all the magnets (temperature…) of TT40, TT41 and TI8.
	- $\checkmark$  A direct link to the BIC system is used to stop the beam a few ms before any PC is stopped.



# Magnetic horns

- **.** Interlock if not ON not maskable.
- **.** Interlock signal is provided by PH/DT1 group.
- **Expert masking of this interlock is required for the early setting up.**
- So far so good !

# Target T40

ATB will provide two interlocks.

- **EXECUTE:** Interlock No. 1 / non-maskable :
	- ➢ Target magazine rotation (no beam when magazine is moving!)
	- ➢ Target air-cooling system
	- ➢ Target cap shielding position interlock
- **Interlock No. 2 / maskable:** 
	- ➢ Target table position.
	- ➢ No "target" position.
- Issues :

ATB rack is in TSG4 – long long cable….

# Safety elements : TBSE / Shutter

- Both the TBSE (personnel protection dump) and the shutter must be OUT of beam before beam operation starts.
- ATB will provide a signal that sets an interlock when the elements are not OUT.
- **There will be one signal / element (2 TBSEs [TI8, TT41], 1 shutter).**
- Issues :
	- *For the shutter the rack location is in TSG4 – long cable.*
	- *Same issue than for T40.*
	- *VME crate with a BIC + fiber link ? Or 3 long cables ?*

# TED dumps / I

For each TED dump the following permit signals must be provided

#### 1. 'TED-in' signal

- *TRUE ONLY if TED is IN-BEAM.*
- *FALSE in all other conditions (OUT, moving, intermediate…).*

Used to mask interlocks arising from equipment **DOWSTREAM** of the TED.

- 2. 'TED-not-moving' signal
	- *TRUE if TED is IN-BEAM or OUT-BEAM.*
	- *FALSE in all other conditions (moving, intermediate).*

Used to inhibit the beam in the region **UPSTREAM** of the TED.

- 3. 'TED-out' signal
	- *TRUE ONLY if TED is OUT-BEAM.*
	- *FALSE in all other cases.*

We need either 2. or 3., still under discussion, probably 3.

# TED dumps / II

- For extraction, the TED may be IN or OUT, since both are SAFE positions.
- **EX Software interlocks will be used to handle inconsistent TED positions by** checking the consistency between
	- The **beam destination** (beam-to-TED, beam-to-target, beam-to-ring1...) as distributed by the timing system and set in the timing sequence

and

▪ The **actual TED position**

as is already the case today. A SW interlock (that can be bypassed to allow fast checks…) is generated in case of inconsistency.

# Hadron stop cooling

- **The cooling circuit of the hadron stop must be interlocked by HW.**
- **This interlock is critical for safety, but is not time-critical**  $\sim$  seconds.
- Issues :
	- The pumps are installed in the TI8 alcove TE80 near the downstream end of TI8, which complicates the cabling.

### Beam diagnostics interlocks

▪ General principle :

 $\checkmark$  All beam diagnostics interlocks are maskable for safe beams.

- Extraction channel interlocks :
	- **The BLM interlock is connected to SPS ring beam dump system (we need to dump if there are** losses on the circulating beam).
	- **.** Intlk on beam position at extraction point is connected to the extraction interlock system.

#### ■ Transfer line interlocks :

- **.** Interlocks act only after an 'incident', for CNGS we can prevent the 2nd extraction.
- Should interlocks be…
	- ➢ *latched (*→ *no more beam until there is a reset by an operator) ?*
	- ➢ *reset for next cycle (default) ?*
	- ➢ *if latched, who is responsible for latching ?*
		- ➢*SW interlock system ? Should in case foresee this option…*
		- ➢*BIC system, user (BDI) ?*

### Bumped beam position

- **The beam position at the extraction point (monitor BPCE.418) is interlocked.**
- The beam is not extracted if the position is not within ± 0.5 mm (LHC beam) of the reference.
- **This interlock is not latched checked before every extraction.**
- Possible issues :
	- *Intensity dependence and stability of BPCE response (observed in 2004).*
	- *Tolerance of ±0.5 mm : also OK for CNGS ?*

*Should be since 0.5 mm at*  $\beta$  *= 100 m (BPCE.418)*  $\rightarrow$  *< 0.2 mm at target.* 



#### Extraction / TL stability

■ The TI8 tests revealed that the extraction + TT40 + TI8 are very stable :

- ➢ *RMS stability << 0.2 mm for* b*=100 m (measurements dominated by BPM noise of 0.2 mm).*
- ➢ *Dominated by MSE ripple of ± 4 ×10-4 (peak-to-peak).*
- ➢ *Good start for CNGS…*
- Due to the sensitivity of the beam position at the target on corrector magnet kicks, steering will be delicate at high intensity and corrector strengths must be interlocked. This will complicate the steering (feedback or not) – need experience to define best strategy !
- Do we need interlocks on the overall trajectory in the line or do we rely on BLMs to tell us when we get too close to the aperture ?

# Beam position at target

Interlock on beam position at T40 target :

- Tolerance ± 0.5 mm in both planes.
- To enhance the reliability  $\rightarrow$  use all 3 BPMs in front of T40.
- **Flexible configuration :** 
	- ➢ *accommodate changes based on OP experience.*
	- ➢ *foresee the possibility for voting (2 out 3 BPMs…)..*
- The ACQ system is being developed interlock implementation is not a problem.

#### BLMs

- The BLMs of TT40, TT41 and TI8 upstream will be distributed over two VME crates (so far one) to allow a full segmentation by lines.
- THREE interlocks signals will be generated for TT40, TT41 and TI8-upstream.
- As long as there is no latching no coupling problem :
	- ➢ *Interlock on the LHC beam is 'useless' since it comes too late.*
	- ✓ *Interlock on the first CNGS extraction prevents the second extraction.*
	- ✓ *No interference because interlocks are reset (in BLM system) at every cycle start.*
- With latched HW interlocks :
	- ➢ *Even with the 3 separate BLM signals, losses in TT40 will lead to coupling.*
- **Issues:** 
	- ➢ *Is latching by SW interlock good (safe) enough ?*
	- ➢ *If not : who is responsible for latching ?* 
		- ➢ *BIC ?* → *1 additional BIC for each line (+ possibly additional VME crates).*
		- ➢ *BLM system ?*

### Screens I : mechanics

A screen in the transfer lines is SAFE for :

- *OUT position.*
- *OTR (Ti/12* m*m or C/100* m*m) position.*
- An interlock is generated if :
	- *Screen is in AlO (thick screen) position.*
	- *Screen is moving.*

The interlock will be maskable with Safe Beam Flag.



- **The interlock is generated directly from the FPGA that controls the screen motor.**
- ▪One (or more, tbc) interlock signal will be given for each VME crate.
- The command to move the screens is always given in the period of the SPS cycle without beam : normally the beam should never intercept the frame of the screen !
- Issue :
	- ➢*Two screens from upstream part of TI8 are mixed with TT40 screens in the same VME crate.*
	- ➢*Is it worth splitting them off ? Do we leave them in one channel – very small probability of coupling LHC-CNGS…*

### Screens II : size interlock

- To be avoided : too small beam sizes (for high intensity !).
- The implementation of an interlock is tricky  $\rightarrow$  Ana's presentation.
- Sources of size reduction :
	- ➢ Emittance : excluded

The emittance will not shrink 'by miracle', except if the intensity drops ( ~constant brilliance) – but that's no problem.

- $\triangleright$  Optics : reduction of  $\beta$ 
	- **EXPS ring : ~impossible since tunes are kept constant and are stable to**  $<< 0.01$ **.**
	- $\blacksquare$  TL : since PCs are surveyed (including the quads), a reduction of  $\beta$  can come through
		- a wrong manipulation where a quad setting + tolerance are changed.
		- a problem on a magnet (inter-turn short)
		- an accidental change of  $\beta$  is likely to be asymmetric between H and V (i.e. one  $\beta$  grows, the other shrinks...)  $\rightarrow$  should help ?

### Extraction kicker & beam dump

- Only the extraction kicker system can know rapidly and for sure if the beam was kicked or not…. The interlock system does not have enough information.
- **I** propose that the extraction kicker generates beam dump signals ( $\rightarrow$  SPS beam dump) whenever the extraction is '*abnormal'* :

➢ First CNGS batch not extracted :

- $\rightarrow$  dump beam in SPS.
- $\rightarrow$  empty PFNs with clipper or through the kicker magnets (in the beam-out segment)?

*We loose a batch, but we are safer…*

- ➢ LHC beam not extracted and PFNs charged
	- $\rightarrow$  dump beam in SPS.
	- $\rightarrow$  empty PFNs through the kicker magnets in the 'beam-out' segment. No clipper.

*Gives a 'symmetric' handling of LSS4 (clipper switch) and LSS6 (no clipper).*

# Interlock settings

- **The LHC and CNGS TL interlock system involves many threshold, reference and** tolerance dependent interlocks.
	- ➢ *PCs : reference currents & tolerances.*
	- ➢ *BLMs : thresholds.*
	- ➢ *BPMs : reference positions & tolerances.*
- Presently those settings are not managed :
	- ➢ '*everyone' can change values,*
	- ➢ *No history of changes.*
- Aim for 2006 :
	- *1. priority : implement a trim system (+ history of changes) for interlock settings.*
	- *2. priority : provide reasonable 'protection'.*

# Controls, OP, post-mortem

- **With very high intensity, both for CNGS & LHC, we need diagnostics in case of problems.**
- **BDI data, PC currents and the complete interlock information are stored on the logging** DB on a cycle-by-cycle basis.
- BDI data and BIS info may also be displayed on 'fixed displays' / applications.
- Logging and displaying all of this is good, but may not be sufficient !
- For example, for latched BDI interlocks, we must decide on how to proceed :
	- ➢ *try again with one extraction ? Maybe it was an erratic interlock…*
	- ➢ *switch back to low intensity and check everything (1 hour min ?).*
	- ➢*…*
	- → *need sufficient and easily accesible information !*

### Interlock diagnostics

■ Interlock from a static equipment (vacuum, dump, target...) :

- ➢ *Fast diagnostics from the interlock system application.*
- Interlock from a 'dynamic' equipment power converter :
	- ➢ *Rough diagnostics from the interlock system application.*
	- ➢ *Due to grouping of PCs into one signal, detailed info must be obtained from*

➢*the logging system.*

- ➢*the status information available within the ROCS crate (expert-ish !).*
- Latched interlock from BDI (position, BLMs) :
	- ➢ *Diagnostics with the intlk. system application.*
	- ➢ *Only logging data (since there is no more beam !!) can be used to understand what happened !*

Since we cannot always extract data manually from the DB (time !!), we need a tool :

- ➢ *to extract ALL relevant data for a selected cycle.*
- ➢ *to compare the data with a reference.*

**~ ONLINE cycle-by-cycle Post-mortem**

### Summary : issues & questions

■ Power converter interlocks :

➢ To reduce the dead time of the present ROCS-based interlock system we need a new fast current decay monitor (FCDM) system and/or an internal PC interlock: 3 additional systems are needed for CNGS in addition to LHC requirements (main bends, MBSG, MBHA).

➢ Shared converter for CNGS / TI8 dipoles : implementation to be defined.

➢ In 2006 more experience concerning stability is needed to define tolerances on correctors.

**Beam diagnostics interlocks:** 

➢ **To latch or not to latch by HW. Latching by SW interlock is always possible.**

- $\triangleright$  Beam size interlock  $\rightarrow$  A. Guerrero.
- Cabling :

➢ **How do we cable/connect the signals from TSG4 and from TE80 (cooling) ?** 

- Controls :
	- ➢ Interlock settings, post-mortem analysis.
	- ➢ The new SW interlock system will hopefully be 'usable' for summer 2006.
	- ➢ Lot's of work on that front.

#### **Estimated cost for interlocking TT41**



**Total: 103 kCHF**

