



# First FMCM Commissioning Results




TE/MPE/MI

Machine Protection Panel


18<sup>th</sup> September 2009


M. Zerlauth, I. Romera


- ❑ 14 Fast Magnet Current Change Monitors already successfully commissioned and in operation for some 2 years in TI2, TI8/CNGS
- ❑ 12 additional FMCMs installed on nc circuits of LHC
  - ❑ Separation dipoles RD1.LR1, RD1.LR5
  - ❑ RQ4.LR3/7, RQ5.LR7, RD34.LR3/7
  - ❑ Dump septas RMSD.LR6B1/2
  - ❑ ALICE compensators RBXWTV.R2/L2
- ❑ Functionality slightly different from TL
  - ❑ no fast cycling magnets
  - ❑ continuous Beam Permit instead of Permit window
  - ❑ Interlock only active > 5% of Unom
  - ❑ Need to detect  $\Delta I/I$  of  $3.5 \cdot 10^{-4}$  in <1ms
  - ❑ Installed in BIC racks, cables >>



↕ Ethernet







Courtesy of N.Hoibian



- ❑ Gather first experience for MPS checkout of FMCMs in LHC to
  - ❑ Establish conditions for the tests
  - ❑ Setting up and tuning of devices
  - ❑ Test procedures and duration
  - ❑ Documentation of results
  
- ❑ Profit from HCC powering phase 1 in S12, prepared nc circuits of IR2 for test on 1st of September
- +
  - ❑ Dry-runs for automated procedures to test Beam Permit exchange of main clients with BIS (FMCM, WIC, BLM, BTV,...)
  - ❑ Successfully validated first version of sequences in operational environment
  - ❑ See future presentation of I.Romera

## Test at I\_INJ (Ramp to I\_INJ and provoke FGC\_STATE Fault)



## Test at I\_INJ (Ramp to I\_NOM and provoke FGC\_STATE Fault)



- ❑ Tests were executed as specified in document, <30 min / device
- ❑ FMCM performed (better) than expected, due to slow ramps and more stable supplies
- ❑ Requirements met without difficulties, still > margin in detection threshold
- ❑ For operation thresholds probably to be relaxed in favor of stability (determined not by noise but mainly by  $di/dt$  &  $acc = \text{change of voltage at start / end of PLEP}$ )
- ❑ Add additional test for failure case of  $V_{max}$  applied by converter when at  $I_{INJ}$  in procedure (see studies of A. Gomes Alonso)
- ❑ For FMCM and WIC, MPS tests could be scheduled at early stage – what is an early (but still safe) date to start (still >> interventions ongoing)
- ❑ Nice surprise: Due to new FM352 module, the WIC reacts for this failure case well before the FMCM (internal fault signaled by PC before the output stage is switched off)



☐ [MPS share-point site: https://espace.cern.ch/LHC-Machine-Protection](https://espace.cern.ch/LHC-Machine-Protection)


Machine Protection web site



ms Tested    Repetition    Status

View: **Resume**


MPS Checkout for Device	CIF.JA27.RBXWTVL
Device Id; Location	HCCIF____-DS000028; CYCIB01-UA27
Date	04. Sept 2009
Time	10.00 - 10.40
Warning Threshold	<b>0.4</b>
Dump Threshold	<b>0.2</b>
L_DIFF_SIM DURING RAMP	0.05 V
L_DIFF_SIM @ FLAT TOP	0.0022 V
I_nom	600 A
L_Inj	40
U_mag @ I_nom (800A)	<b>3.5</b> V <i>Adjusted!</i>
U_mag @ I_Inj (40A)	<b>0.6</b> V
FMCM trigger @ Injection @ I_nom	<b>YES</b>




**Test at I\_INJ (Ramp to I\_INJ and provoke FGC\_STATE Fault)**

Time	10:23:01
A&B WIC trigger @	10:23:01. 238264
A&B FMCM trigger @	10:23:01. 243489
Δt [FMCM-WIC]	<b>5.225 ms</b>
I @ trigger of WIC	40 A
I @ trigger of FMCM	39.999 A
ΔH [WIC]	0 1E-04
ΔH [FMCM]	<b>0.25 1E-04</b>

Specification > 3.5 E-4



**Test at I\_NOM (Ramp to I\_NOM and provoke FGC\_STATE Fault)**





FIN