Follow-Up on the ALFA and TOTEM Roman Pot Movement System Review



Mario Deile for the TOTEM and ALFA Teams with special thanks to the collimation team

9 March 2012





Mario Deile – p. 1

EDMS 1203969



THE MOVEMENT CONTROL OF THE TOTEM AND ALFA ROMAN POTS – REVISION 2012 –

Abstract

This note describes the modifications of the ALFA and TOTEM Roman Pot movement control system and of the related position interlock logic during the winter Technical Stop 2011/2012.

The re-commissioning procedure and test results are also reported.

M Deile		
PL DELE	R. Assmann	R. Schmidt
P. Fassnacht	J. Baechler	J. Wenninger
S. Jakobsen	K. Hiller	M. Zerlauth
X. Pons	F. Lucas Rodriguez	
S. Ravat	S. Redaelli	
F. Ravotti	D. Wollmann	

To be circulated soon.





The Problems



- 1. Failures of the Motor Step Counter Reset Procedure spontaneous movement stops during the search for the OUT stopper's on-off transition point caused by:
 - interference between the OUT and the IN stopper,
 - electrical sparks in the on-off transition region giving a fake trigger for stopping the search movement



(mechanical reference)

- 2. Interlock logic: RP extraction when STABLE_BEAMS = 0 and OVERRIDE = 0 even if pots were already at HOME
 - unnecessary for safety
 - leads to loss of step counter reference at each injection
 - springs pull the pots permanently against the end stoppers ightarrow mechanical stress

3. Lessons from the November 2011 event (ALFA)

- Spring extraction from HOME position when the OVERRIDE key was turned off (see #2.)
- Execution of a pot movement without valid step counter calibration
- Movement failure of a pot (see #1)
- Reset procedure started from a position other than HOME
- Reset of the step counter although pot not arrived at the OUT stopper

4. Operation Deadlock due to Hardware Fault (TOTEM FESA FEC)

Impossible to give USER_PERMIT when LVDT position evaluation in FPGA cannot be re-established



1. The Modified FSM



Tests on 5 March:

TOTEM:

LHC COLL logbook: https://ab-dep-op-elogbook.web.cern.ch/ ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042132 , 16:08 - 16:44.

ALFA:

LHC OP logbook: https://ab-dep-op-elogbook.web.cern.ch/ ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042142



1. The Modified FSM



Test Sequence (TOTEM example)

All RPs Unconfigured, OUT Stopper warning





1. The Modified FSM







1. The Modified FSM



Test Sequence (TOTEM example)

XRPV.B6R5.B1 Calibrating, still OUT Stopper warning



ALFA test at the same time

Mario Deile – p. 7



1. The Modified FSM

Test Sequence (TOTEM example)



XRPV.B6R5.B1 Waiting for Commands, OUT Stopper warning





1. The Modified FSM





XRPV.B6R5.B1 Armed, OUT Stopper warning

[I am too slow to catch this transitional state.]



1. The Modified FSM



Test Sequence (TOTEM example)

XRPV.B6R5.B1 *Moving*, no warning (OUT Stopper left)





1. The Modified FSM

Test Sequence (TOTEM example)



XRPV.B6R5.B1 Waiting for Commands, no warning





1. The Modified FSM





XRPV.B6R5.B1 at (+30 mm, - 30 mm), i.e outside HOME Try to perform reset: correctly refused *Waiting for Commands*, warning 12582912





1. The Modified FSM



Test Sequence (TOTEM example)

Extract XRPV.B6R5.B1 with the springs *Unconfigured*, OUT Stopper warning



2. Improved Step Counter Reset Procedure and Redefined Electrical Stopper Actions

New flow diagram



Counter is only reset if the OUT Stopper transition point has been found, otherwise back to *Unconfigured* with error (never observed so far)

New stopper logic to avoid IN / OUT interference



Iterative OUT Stopper search → prevent stops caused by sparks 100 ms after finding the OUT Stopper, its presence is re-verified. If OUT Stopper not ON any more, resume movement. Iterate up to 5 times. If finally OUT Stopper has been found → reset the counter If not, go back to *Unconfigured* with error.



TOTEM



Reset procedure tested and documented:

TOTEM: 5 March

LHC COLL logbook: https://ab-dep-op-elogbook.web.cern.ch/ ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042132 , 11:25 - 12:33.

Example:



ALFA: 7 March

LHC OP logbook: https://ab-dep-op-elogbook.web.cern.ch/ ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042191

Example:



Up to now each TOTEM RP was reset at least 6 times.

- Reset always worked at the first attempt.
- Always the correct reference position was returned.

The Solutions (3): Interlock Logic 2012



The Solutions (3): Interlock Logic 2012



TOTEM:

New definition of NOT_BACK_HOME tested successfully on 5 March

LHC COLL logbook: https://ab-dep-op-elogbook.web.cern.ch/ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042132, 18:34 - 18:42.

Test sequence:

- 1. Activate the OVERRIDE key.
- 2. Step counter reset for all RPs. Leave the pots at the OUT_STOPPER, i.e. within the HOME range.
- 3. Deactivate the OVERRIDE key.
- 4. Verify that the displayed motor positions have not changed and still correspond to the OUT stopper positions.

ALFA:

Test done on 25 January.



4. The LVDT Bypass Box

- One key per experiment (ALFA, TOTEM) to
 - bypass LVDT input to interlock
 - and disable all pots at the same time. Key to be kept in the CCC.
- Vertical key position :
 - LVDT Position interlock active,
 - RP motors can be enabled.
- Diagonal key position :
 - LVDT Position interlock bypassed,
 - RP motor power disabled by hardware link
- Failsafe design:

if 24 V power supply of the bypass box fails, the LVDT position interlock stays active.

• Status of key and motor power transmitted to DCS for information

Circuit diagrams in EDMS 1183242 by Xavier Pons.

TOTEM: box operational. Test will be part of the interlock tests soon. ALFA: box not yet modified from 2011 version (4 keys)

TOTEM LVDT Bypass Box





FESA FEC 2

5. The FESA Switch-Over Box (TOTEM only)

→ Fast and easy replacement of a FESA FEC in case of hardware failure
FESA FEC 1

Tested on 7 March LHC COLL logbook: https://ab-dep-op-elogbook.web.cern.ch/ ab-dep-op-elogbook/elogbook/secure/eLogbook.php?shiftId=1042208

- Communication loss to FESA 1 triggers RP extraction but no beam dump.
- After switch-over FESA 2 starts everything automatically and re-establishes communications
- RPs end up *Unconfigured* .

6. FESA Software Updates

- Reflect changes in the PXI FSM
- Proper RBAC maps for ALFA and TOTEM (see appendix or report)





Wish List for the CCC Application



- Display new inner limits as curves
- Human-understandable error messages (presently "java ..." over ~20 lines)
- Configure the button "Out Switches" to send the pots to the OUT Stopper positions (and call it "Out Stoppers" for consistent nomenclature)
- Naming conventions for existing button display:
 "● UP-IN UP-OUT" → "● IN-Stopper HOME "
- Add another button for the real OUT Stopper
- Add the BBA tab to the production version (for alignment)
- **Display difference between motor and LVDT** (as a number)



Homework for LS1

- Commission resolver position measurement
- Add warning level to new inner limits (needs FESA work)
- Add emergency extraction button to CCC application (needs FESA work)



Backup







Movement System Architecture





The PXI Crate and its Cards



For each RP: The CPU manages: 2 Analog Inputs for the resolver DIM Communication with FESA and DCS Transmit CCC and DCS commands to fpga and read status from -> It's the CPU which will count motor steps with **FPGA** the measurements. Convert ratio LVDT in mm -> to process the data it will take more than 1 Communication with motor drive via RS485. It can read an second (48 channels to filter) absolute encoder. Ρ Х FP FP FP FP FP FP FP FP AI G G G G G G AI G G А А А А А Α Α Α CPU CA CA С CA CA CA CA CA R CA CA CA R R R D R R R R R R R D А D D D D D D D D Т Ε

For each station, one FPGA card manages :

- Digital inputs from interlock box, switches and stoppers
- 1 Analog Output for the resolver and 1 Analog Output for the LVDT
- 2 Analog Inputs to measure one LVDT
- LVDT Ratio calculation
- Check if one RP position is out of limit (warning and critical)
- Motor Control according FESA commands, interlocks, switches and stoppers
- All the processes are independent from the CPU

TOTEM & ALFA Interlock Block Diagram (Part 2)



New RBAC Maps



Device Group: RomanPots-2009

Roles → Properties Group ↓	LHC- Operator	MCS- Collimation	TOTEM-XRP- EXPERT	ALFA-XRP- EXPERT
Operator	Х	Х	Х	
Operator_expert	Х	Х	Х	
MCS_properties	Х	Х	Х	

Table 2: RBAC map for the TOTEM RPs.

Device Group: RomanPots-ALFA

Roles → Properties Group ↓	LHC- Operator	MCS- Collimation	TOTEM-XRP- EXPERT	ALFA-XRP- EXPERT
Operator	Х	Х		Х
Operator_expert	Х	Х		Х
MCS_properties	Х	Х		Х

Table 3: RBAC map for the ALFA RPs.

Property Group details:

Groups →	Operator	Operator_expert	MCS_properties
Assigned Properties			
\rightarrow			
Disarm	Х		
ErrorsAcknoledge	Х		
InnerPotLimits			Х
InterlockThreshold			Х
InterlockThresholdFunct			Х
RequiredAbsolutePosition	Х		
SoftwareTrigger	Х		
Stop	Х		
UpdateAbsolute Position		Х	

Table 4: Properties assigned to the different groups.