

Proposed implementation of redundant BIS-LBDS trigger channel

**Stéphane Gabourin
TE/MPE-EP**

MPP – 19th July 2012



Outline

Current configuration

- LHC Beam Permit Loops
- LBDS triggers

New BIS Asynchronous Trigger

Build the link

- Separate the hardware
- The dumping system “Local mode”
- CIBM link to avoid Asynchronous Dumps



Global layout


Questions



LHC Beam permits loops


Example for Beam 2
(Duplicated for Beam 1)





Courtesy E. Carlier

- Fully redundant Synchronous Beam Dump Triggers (SBDT)




Courtesy E. Carlier

- Fully redundant Synchronous Beam Dump Triggers (SBDT)
- Asynchronous Beam Dump Triggers (ABDT)



LBDS Triggers 3/3



Courtesy E. Carrier



BIS channel to the LBDS re-triggering system

Current configuration

- LHC Beam Permit Loops
- LBDS triggers

New BIS Asynchronous Trigger


Build the link

- Separate the hardware
- The dumping system “Local mode”
- CIBM link to avoid Asynchronous Dumps

Global layout

Questions


New BIS asynchronous trigger 1/2



- Found a common 12V line on VME bus of the TSU crate (will be solved during LS1)
- Add a link directly from the BIS to the retrigger lines



New BIS asynchronous trigger 2/2



Courtesy E. Carrier



BIS channel to the LBDS re-triggering system

Current configuration

- LHC Beam Permit Loops
- LBDS triggers

New BIS Asynchronous Trigger

Build the link

- Separate the hardware
- The dumping system “Local mode”
- CIBM link to avoid Asynchronous Dumps

Global layout

Questions




Separate the hardware 1/4

Make a new board means


- Separate the functionalities (CIBG independent)
 - CIBG generates
 - CIBDS* triggers dumps
- No failure induced to the CIBG by changing it
- Duplicate the Matrix code on the CIBDS*

*CIB Dumping System

Separate the hardware 2/4



CIBDS code inherited from CIBG





Separate the hardware 1/4

Make a new board means

- Separate the functionalities (CIBG independent)
 - CIBG generates
 - CIBDS* triggers dumps
- Duplicate the Matrix code on the CIBDS*
- No failure induced to the CIBG by changing it


Moreover

- New CIBG does not solve obsolescence problem

*CIB Dumping System

Separate the hardware 3/4

Digital components obsolescence



| # | Description | Component | Up to | Price (/100) |
|----------|-------------------|-------------------|-------|--------------|
| a | Critical matrices | CPLD XC95288XL | ~2017 | 25\$ |
| b | Monitoring | FPGA Spartan 3 | ~2018 | 50\$ |
| c | Flash PROM | PROM XC18V04 | ~2017 | 25\$ |
| d | Remote update | CPLD XC2C128 | ~2022 | 25\$ |

⇒ Use of the same hardware and layout



Separate the hardware 1/4

Make a new board means

- Separate the functionalities (CIBG independent)
 - CIBG generates
 - CIBDS* triggers dumps
- Duplicate the Matrix code on the CIBDS*
- No failure induced to the CIBG by changing it

Moreover


- New CIBG does not solve obsolescence problem

On the other hand

- Special care as we open the BIS optical loops
- A bit more work: new VME connection, FESA, Java, ...
- Take care of obsolescence (Prepare spares to reach LS2)

*CIB Dumping System

Separate the hardware 4/4




Courtesy E. Carlier



The dumping system "Local mode" 1/2

- No pulse while LBDS in local mode (not compatible with BIS testing)
- Input from LBDS PLC to inhibit the pulse
- Can be critical
 - ⇒ Read back loop to check the inhibit signal and dump (synchronously) if inconsistency
- Fail safe (no inhibit) in case of cable unplugged





The dumping system “Local mode” 2/2

- No pulse while LBDS in local mode (not compatible with BIS testing)
- Input from LBDS PLC to inhibit the pulse
- Can be critical
 - ⇒ Read back loop to check the inhibit signal and dump (synchronously) if inconsistency
- Fail safe (no inhibit) in case of cable unplugged

Pulse generated if rising edge on the AND gate output

⇔ $\overline{\text{Local Mode}} \cap \text{BP}$ to $\overline{\text{Local Mode}} \cap \overline{\text{BP}}$ ⇒ Lose of BP, Normal Dump

⇔ $\text{Local Mode} \cap \overline{\text{BP}}$ to $\overline{\text{Local Mode}} \cap \overline{\text{BP}}$ ⇒ Pulse at the end of a Local mode




Can be used as test for the LBDS!



CIBM link to avoid Asynchronous Dumps 1/2


Back loop as User Input of a CIBM

=> Any spurious trigger will initiate Synchronous Dump before the 250us delay



Maskable or not?

CIBM link to avoid Asynchronous Dumps 2/2



Courtesy E. Carlier



BIS channel to the LBDS re-triggering system

Current configuration

- LHC Beam Permit Loops
- LBDS triggers

New BIS Asynchronous Trigger

Build the link


- Separate the hardware
- The dumping system “Local mode”
- CIBM link to avoid Asynchronous Dumps


Global layout

Questions





Global layout





Questions




OLD



Fail-Safe system:
Prepulse
BRF B = 9.375 MHz
BLM

UPS B



NEW