

# 1 TDC with Uncontrolled Delay Lines: Calibration 2 Approaches and Precision Improvement Methods

---

3 **W. Zhang,**<sup>a,b,1</sup> **C. Edwards,**<sup>c</sup> **D. Gong,**<sup>c</sup> **X. Huang,**<sup>a,b,1</sup> **C. Liu,**<sup>b</sup> **T. Liu,**<sup>b</sup> **T. Liu,**<sup>c</sup> **J.**  
4 **Olsen,**<sup>c</sup> **H. Sun,**<sup>a,b,1</sup> **Q. Sun,**<sup>c</sup> **J. Wu,**<sup>c,2</sup> **J. Ye,**<sup>b</sup> **L. Zhang,**<sup>a,b,1</sup>

5 <sup>a</sup> *Central China Normal University,*  
6 *Wuhan, Hubei 430079, PR China*

7 <sup>b</sup> *Southern Methodist University,*  
8 *Dallas, TX 75275, USA.*

9 <sup>c</sup> *Fermi National Accelerator Laboratory,*  
10 *Batavia, IL 60510, USA.*

11

12 *E-mail: [qsun@fnal.gov](mailto:qsun@fnal.gov)*

13 ABSTRACT: The time-to-digital-converter (TDC) using uncontrolled delay lines has a simple  
14 structure and finer measurement precision since the delay cells are pure digital gates that operate  
15 at maximum speed. For every incoming hit, two "snapshots" of the delay line are taken by the  
16 register array with two strobes separated with a known time interval. With two measurements,  
17 propagation delays of each cell in the delay line can be calibrated for the operating temperature  
18 and voltage. The two measurements can also be averaged to improve the TDC measurement  
19 precision. We will discuss various calibration approaches and present test results in this work.

20

21 KEYWORDS: Front-end electronics for detector readout; Solid state detectors; Timing detectors

---

<sup>1</sup> Visiting scholars at SMU and performed this work at SMU.

<sup>2</sup> Corresponding author.

---

22	<b>Contents</b>	
23	<b>1. Introduction</b>	<b>1</b>
24	<b>2. Delay line calibration approaches</b>	<b>2</b>
25	<b>3. Test results</b>	<b>5</b>
26	3.1 Temperature variations and effects of bin-by-bin calibration	5
27	3.2 Improving measurement precision using the double strobe data	6
28	<b>4. Conclusion</b>	<b>6</b>
29		
30		
31		

---

## 32 1. Introduction

33 The time-to-digital-converter (TDC) for the Endcap Layer Readout Chip (ETROC) in the CMS  
34 Endcap Timing Layer uses a scheme with uncontrolled delay lines. The propagation delay of  
35 each delay cell is not known and may vary at different temperatures and power supply voltages.  
36 Instead of "starving" the delay cells to slow them down to a given propagation delay, we let them  
37 operate at their maximum speed and measure the actual propagation delays during operation.  
38 Furthermore, we tolerate uneven timing bin widths so that a delay cell can be simply implemented  
39 with a single NAND gate which results in about an half of the propagation delay comparing with  
40 adding an inverter to change the polarity back, which otherwise we would have to do. In our test  
41 ASIC (ETROC1) at 65 nm technology, we have reached a nominal timing bin width of 17.8 ps  
42 with plain delay line without needing special structures such as vernier delay lines.

43 To measure or calibrate the actual propagation delays of the delay cells during operation, we  
44 use two strobes (separated by 3.125 ns in our case) to capture two "snapshots" of the delay line  
45 by the register array while the incoming hit is propagating in the delay line. The number of taps  
46 that the incoming signal flies through during the 3.125 ns reflects the average speed of the delay  
47 cells at the temperature and power supply voltage during operation. In the applications when the  
48 required measurement precision is not too fine so that the errors caused by the differential non-  
49 linearity are acceptable, a simple calibration based on the average bin width will produce  
50 satisfactory results, as shown in our previous work (about 10 ps standard deviation).

51 To further eliminate errors caused by the uneven timing bin width, we need to measure and  
52 maintain a bin-by-bin calibration lookup table before the measurement operation (and need to  
53 periodically update the lookup table during the gaps between the operations.) We used shifting  
54 phase clocks to produce the lookup table. The TDC is driven by a 40 MHz system clock while  
55 the incoming test hits are generated with a 40.001 MHz clock so that the incoming signals smear  
56 over the system clock period with steps as small as 0.625 ps. With bin-by-bin calibration, we  
57 have reached the TDC measurement precision better than 6 ps (std. dev.).

58 Once the calibration process is completed, the two measurements for an incoming hit can be  
59 averaged for even finer measurement precision. Our test results show that with the bin-by-bin

60 calibration applied to the two measurements and making arithmetic average, the TDC  
 61 measurement precision improved from better than 6 ps to better than 5 ps.


62 Tests are made at both room temperature (about 25 C) and a high temperature (about 40 C)  
 63 and the bin-by-bin calibration processes produce expected results in both cases. Our test results  
 64 further show that the calibration table created at one temperature can be utilized at another  
 65 temperature with appropriate scaling using the two measurements with double strobe.

66 In Section 2, we describe a few calibration approaches used in our work. Section 3 presents  
 67 test results followed by conclusions in Section 4.

## 68 2. Delay line calibration approaches


69 The TDC implemented in ETROC ASIC uses 63 NAND gates to form a delay line as shown in  
 70 Figure 1. The propagation delays of the NAND gates are not controlled for simplicity and their  
 71 delays can be changed slowly with temperature and power supply voltage.

72 When the TDC channel is in standby condition, the START signal is LO and therefore all  
 73 the even indexed delay line taps: D0, D2, ... D62 are in HI logic level while all odd indexed taps:  
 74 D1, D3, ... D61 are in LO level. When the input signal arrives, the START signal turns to HI and  
 75 a logic transition is propagating inside the delay line. More specifically, D0 turns from HI to LO,  
 76 followed by D1 turns from LO to HI and so on. The output of D62 is routed back to the first  
 77 NAND gate to extend the measurement range. Two arrays of registers are used to capture the  
 78 time of arrival (TOA) of the START signal relative to the system clock and the time over threshold  
 79 (TOT) of the incoming pulse.



**Figure 1.** Simplified block diagram of an ETROC TDC channel


80 Since the propagation delays of the NAND gates are not controlled, they must be measured  
 81 during operation. We use the double strobe approach to measure the average propagation delay  
 82 as shown in Figure 2 which is the starting point of various calibration approaches.



**Figure 2.** Timing diagram of the ETROC TDC operation


84 The TDC is driven by a 40 MHz system clock CLK40M and a 320 MHz clock is generated  
 85 in the phase-lock-loop PLL block inside the ASIC. When an incoming pulse arrives, the START  
 86 signal turns on and two strobes are enabled on the TOACLK which are derived from the 320 MHz  
 87 clock. The separation of the strobes can be chosen to be integer multiples of the 320 MHz  
 88 clock period, 3.125 ns. If the logic transition at N1 is captured by the first strobe and N2 by the second  
 89 strobe, obviously, the average propagation delay of the NAND gates is  $3125/(N2-N1)$  ps.

90 However, even in a carefully designed ASIC, it is difficult to achieve uniform propagation  
 91 delays for all delay cells. Especially when we use single NAND gates as delay cells allowing  
 92 both LO to HI and HI to LO transitions in the delay line, the even and odd taps would naturally  
 93 exhibit alternating narrow-wide bin width variations. To eliminate measurement errors due to  
 94 different bin widths, we used shifting phase clocks to measure the bin widths and produce the  
 95 calibration lookup tables. The TDC is driven by a 40 MHz system clock while the incoming test  
 96 hits are generated with a 40.001 MHz clock so that the incoming signals smear over the system  
 97 clock period with steps as small as 0.625 ps. The measured bin widths of some TDC codes are  
 98 shown in Figure 3.



**Figure 3.** Bin widths for some TDC codes

100 The bin widths of the TDC codes are accumulated together to create a lookup table which  
 101 converts TDC code to measured signal arrival time in unit of picoseconds. A lookup table at  
 102 certain temperature and power supply voltage created using test data is plotted in Figure 4, in  
 103 which TOA0 and TOA1 are two measurements with the two strobes described earlier.  
 104



**Figure 4.** Calibration lookup table of a ETROC TDC at an operating condition

105 With calibration lookup table, errors caused uneven bin widths can be eliminated using bin-  
 106 by-bin calibration.

107 It should be pointed out that ideally the lookup table should be updated frequently to  
 108 accommodate temperature variation of during the operation. However, in some circumstances, it  
 109 may not be convenient to update the lookup table as often as users want. To solve this problem,  
 110 it is possible to use lookup table produced at different temperature with appropriate scaling using  
 111 information based on TOA0 and TOA1.


112 **3. Test results**

113 This section presents test results of an ETROC TDC measured at two different temperatures.

114 **3.1 Temperature variations and effects of bin-by-bin calibration**

115 Measurements are performed on an ETROC TDC at two different temperatures, one at room  
116 temperature (about 25 degree C) and another at a higher temperature (heated with a hot air gun to  
117 about 40 degree C). The test setup operated at a system clock of 40 MHz and the input test signals  
118 are generated with a 40.001MHz clock so that the phase shift relatives to the system clock between  
119 test signals are known and smears over entire range of system clock period (25 ns).

120 A very notable phenomenon is the shift of the calibration code, TOA1-TOA0. At the room  
121 temperature, the typical calibration codes are about 174 as shown by the right peak in top  
122 histogram in Figure 4. At higher temperature, the calibration code shifted to about 171 as shown  
123 by the left peak.  
124



**Figure 5.** Calibration codes and calibrated times at different temperatures


125 The differences of measured times and the known arrival times of the test signals are plotted  
126 in the lower histogram in Figure 4. The two peaks in the histogram represent measurements at  
127 two different temperatures. The raw TDC codes from the measurements are converted to  
128 calibrated time using the lookup table. The data from two temperatures are calibrated using  
129 opposite lookup tables, meaning that the low temperature data are calibrated with lookup table  
130 produced at high temperature and vice versa. However, the calibrate table are rescaled using  
131  $(TOA1-TOA0)_{\text{current temperature}} / (TOA1-TOA0)_{\text{lookup table temperature}}$ . As it is shown in the histogram,  
132 the standard deviation of the difference between measured time and the known time is typically  
133 6 ps if the bin-by-bin calibration is applied with appropriate temperature scaling.

134 If the temperature scaling is not used, the difference between measured time and the known  
135 time would spread over large range, as the two flat curves plotted in the histogram above.

136 **3.2 Improving measurement precision using the double strobe data**

137 The TOA0 and TOA1 are two measurements in the same delay line with a known timing  
138 separation (3.125 ns in our case). The primary purpose of making two measurements is to monitor  
139 and calibrate temperature variations. Since the temperature of the silicon substrate usually does  
140 not change very rapidly, therefore, after calibration, these two measurements can also be used to  
141 improve the measurement precision.

142 The differences between measured times and the known times with bin-by-bin calibration  
143 and temperature scaling are plotted in the top histogram in Figure 5. The left peak represents  
144 TOA0 while the right peak represents TOA1. (Since TOA1 is 3125 ps larger than TOA0 for a  
145 same hit, a 3000 ps constant is subtracted from TOA1 so that it can be shown in the same plot  
146 with TOA0) Typical standard deviation in this situation is about 6 ps.  
147



**Figure 6.** Block diagram of ETROC with the single pixel channel in detail.

148 When an arithmetic average  $(t_{TOA1}+t_{TOA0})/2$  is calculate for each hit, the standard deviation  
149 improves to better than 5 ps, as shown in the lower histogram in Figure 5.  
150 The.

151 **4. Conclusion**

152 This paper presents serval calibration approaches for a TDC with uncontrolled delay line. Our  
153 tests show that the TDC in the ETROC ASIC functions as expected and is able to accommodate  
154 variations of the temperature and maintains fine measurement precisions. Also, advantages can  
155 be taken to further improve measurement precisions using the two measurements collected with  
156 double strobe.

157 ETROC2, the next iteration of the ETROC series, will contain the full functionality by using  
158 the full  $16 \times 16$  pixel matrix. The proposed threshold calibration circuit will be implemented inside  
159 each pixel in ETROC2. Full data readout chain will be designed, implemented and tested.

160 **Acknowledgments**

161 This work has been authored by Fermi Research Alliance, LLC under Contract No. DE-AC02-  
162 07CH11359 with the US Department of Energy, Office of Science, Office of High Energy  
163 Physics.

164 **References**

- 165 [1] CMS collaboration, *A MIP Timing Detector for the CMS Phase-2 Upgrade*, [CMS-TDR-020](#) (2019)  
166 [CERN-LHCC-2019-003].
- 167 [2] S. White, *R&D for a dedicated fast timing layer in the cms endcap upgrade*, *Acta Phys. Pol. B Proc.*  
168 *Suppl. 7* (2014) 743.
- 169 [3] G. Pellegrini et al., *Technology developments and first measurements of low gain avalanche detectors*  
170 *(LGAD) for high energy physics applications*, *Nucl. Instrum. Meth. A* **765** (2014) 12.
- 171 [4] N. Cartiglia et al., *Design optimization of ultra-fast silicon detectors*, *Nucl. Instrum. Meth. A* **796**  
172 (2015) 141.
- 173 [5] W. Zhang et al., *A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL)*  
174 *Upgrade*, *IEEE Trans. Nucl. Sci.* (2021), early access [[arXiv: 2011.01222](#)].
- 175 [6]