



European Research Council  
Established by the European Commission



# Monolithic pixel sensor design for picosecond-level time resolution

Antonio Picardi on behalf of the MONOLITH group  
[antonio.picardi@cern.ch](mailto:antonio.picardi@cern.ch)

Funded by the H2020 ERC Advanced grant 884447<sup>[1]</sup>, July 2020 - June 2025

- **Monolithic silicon sensor** able to:
  - precisely measure 3D spatial position of charged particles
  - provide picosecond time resolution
- Technology choice:
  - Fast and low-noise **SiGe BiCMOS** electronics
  - Novel sensor concept: the **Picosecond Avalanche Detector (PicoAD)**


[1] MONOLITH H2020 ERC Advanced Project Web Page - <https://www.unige.ch/dpnc/en/groups/giuseppe-iacobucci/research/monolith-erc-advanced-project/>



Leading-edge technology IHP SG13G2,  
130 nm IHP process featuring SiGe HBT

## SiGe HBT = BJT with Germanium as base material:

- higher doping in base possible
- thinner base
- **reduced base resistance  $R_b$**




## Grading of Ge doping in base:

- charge transport in base via drift
- reduced charge transit time in base
- **high current gain  $\beta$**

$$ENC_{series\ noise} \propto \sqrt{k_1 \frac{C_{tot}^2}{\beta} + k_2 R_b C_{tot}^2}$$

## Multi-Junction Picosecond-Avalanche Detector<sup>[1]</sup>





- Continuous and deep gain layer
  - De-correlation from implant size/geometry
    - **high granularity and full fill factor**  
(**high spatial resolution**)
  - Only small fraction of charge gets amplified
    - **reduced charge-collection (Landau) noise**  
(**enhance timing resolution**)



<sup>[1]</sup> G. Iacobucci, L. Paolozzi and P. Valerio. Multi-junction pico-avalanche detector;  
European Patent EP3654376A1, US Patent US2021280734A1, Nov 2018


# SiGe BiCMOS prototypes at UniGe

## Prototypes without internal gain layer

2016	2017	2018	2019
			
<b>200ps</b>	<b>110ps</b>	<b>50ps</b>	<b>36 ps</b>
<ul style="list-style-type: none"> <li>• 1 and 0.5 mm<sup>2</sup> pixels</li> <li>• Discriminator output</li> </ul>	<ul style="list-style-type: none"> <li>• 30 pixels 500x500μm<sup>2</sup></li> <li>• 100ps TDC +I/O logic</li> </ul>	<ul style="list-style-type: none"> <li>• Hexagonal pixels 65μm and 130μm side</li> <li>• Discriminator output</li> </ul>	<ul style="list-style-type: none"> <li>• Hexagonal pixels 65μm side</li> <li>• 30ps TDC +I/O logic</li> <li>• Analog channels</li> </ul>

Sensor with no gain test beam results: JINST P02019 2022



## PicoAD Proof-Of-Concept Prototype

2021

<b>17 ps</b>
<ul style="list-style-type: none"> <li>• Same electronics as 2019 prototype</li> <li>• Epitaxial layers + <b>gain layer</b></li> <li>• 4 different gain-layer doses</li> </ul>

PicoAD proof-of-concept prototype:  
Testbeam results:

arXiv:2206.07952, June 2022  
arXiv:2208.11019, August 2022

# Analog pixels proof-of-concept prototype




100  $\mu\text{m}$  pitch hexagonal pixels  
25  $\mu\text{m}$  depletion


Front-end electronics:

- HBT preamp (off-pixel)
- Two HBT BJT-based emitter follower (off-pixel) to drive 50  $\Omega$

## Time resolution



## Efficiency






European Research Council  
Established by the European Commission

# Next MONOLITH TESTCHIP




- Proof of concept PicoAD prototype  $\Rightarrow$  time resolution  $\approx 17$  ps
- Next MONOLITH testchip  $\Rightarrow$  target time resolution  $\leq 10$  ps
  - PicoAD sensor
  - Improved electronics
  - **Smaller capacitance: pixel pitch ( $112 \mu\text{m} \rightarrow 50 \mu\text{m}$ )**
  - Reduction of wells interpixel isolation gap ( $10 \mu\text{m} \rightarrow 6 \mu\text{m}$ )




3 sub-matrices for probing performance of each stage of the FE architecture

Each sub-matrix with 7 analog pixels:

- **AM0:**
  - Preamp (in-pixel)
  - Driver stage (off-pixel)
- **AM1:**
  - Preamp (off-pixel)
  - Driver stage (off-pixel)
- **DM0:**
  - Preamp and Discriminator (in-pixel)
  - CML output



# Preamp stage: how we improved it




## Charge sensitive amplifier:

- Single-ended BJT-based stage with **active load** (PMOS)
- Gain and BW controlled by  $Bias_{fbk}$  (tunable feedback resistance)
- Preamp current set by  $Bias_{preamp}$

## Power consumption reduction:

- $I_{preamp}$ :  $150 \mu A \rightarrow 50 \mu A$
- $V_{ccA}$ :  $1.8 V \rightarrow 1.2 V$

# Preamp contribution to jitter



Cadence Spectre simulation with:


$I_{fbk} = 10 \text{ nA}$	$I_{fbk} = 100 \text{ nA}$
$I_{preamp} = 200 \text{ }\mu\text{A}$	$I_{preamp} = 50 \text{ }\mu\text{A}$
$V_{ccA} = 1.2 \text{ V}$	$V_{ccA} = 1.2 \text{ V}$

Component	Jitter <sub>outPreamp</sub> [ps]	Jitter <sub>outPreamp</sub> [ps]
<b>BJT_hbt (Q1)</b>	<b>6.9</b>	<b>3.4</b>
RE	2.3	1.8
<b>Pmos_load (P2)</b>	<b>4.8</b>	<b>3.1</b>
Nmos_fbk (N1) and (N2)	2.0	2.6
Pmos_fbk_slave (P1)	1.3	2.3
<b>All_components</b>	<b>8.7</b>	<b>4.4</b>

OLD DESIGN      NEW DESIGN



P2 and Q1 give the dominant contribute to the noise

# Discriminated Front-End (DM0)



- Same Preamp stage of analog matrices
- Fully differential:
  - Symmetrical input stage
- Discriminator design optimized for timing:
  - High gain
  - In-pixel integration
- Power consumption reduced
  - $I_{disc} = 20 \mu A \rightarrow 5 \mu A$

# Timing performance (simulated)



*Cadence Spectre simulation for:*

*Input charge=1 fC*

*$V_{ccA}=1.2\text{ V}$   $I_{fbk}=100\text{ nA}$   $I_{preamp}=50\text{ }\mu\text{A}$   $I_{disc}=5\text{ }\mu\text{A}$*


$\sigma_{preamp}$	$\sigma_{discriminator}$
$\cong 5\text{ ps}$	$\cong 7\text{ ps}$

# DM0 timing performance with threshold scan

*Cadence Spectre simulation*

*Input charge= 1 fC*



*Ipreamp= 50  $\mu$ A I<sub>fbk</sub>= 100 nA V<sub>ccA</sub>= 1.2 V V<sub>disc</sub>= 1.4 V I<sub>disc</sub>= 5  $\mu$ A*



➤ At threshold around 125  $e^-$ ,  $\sigma_{Disc}$  below than 10 ps is **obtained**

# Sub-picosecond TDC

We are developing a sub-picosecond TDC based on a novel design (our patent<sup>[5]</sup> & more):



Standalone prototype still under test at UNIGE.  
Integrated in MONOLITH 2022 monolithic ASIC.

<sup>[5]</sup> R. Cardarelli, L. Paolozzi, P. Valerio and G. Iacobucci, European Patent Application / Filing - UGKP-P-001-EP, Europe Patent EP 18181123.3. 2 July 2018.



# Summary


The PicoAD Monolithic proof-of-concept prototype  
(100  $\mu\text{m}$  pixel pitch, sensor not yet optimized for timing):

Full sensor-bias voltage:

- Efficiency= 99.9%
- Average Time resolution  $\sigma_t = (17.3 \pm 0.4)$  ps

New ASIC monolithic prototype (just submitted) :

- 50  $\mu\text{m}$  pitch and reduced interpixel distance
- Improved frontend
- New in-pixel discriminator




Full-reticle chip with 50  $\mu\text{m}$  pitch and 10ps timing in Summer 2025



European Research Council  
Established by the European Commission

# BACKUP SLIDES


# MONOLITH TEAM



**Giuseppe Iacobucci**  
• project P.I.  
• System design




**Lorenzo Paolozzi**  
• Sensor design  
• Analog electronics



**Didier Ferrere**  
• System integration  
• Laboratory test



**Sergio Gonzalez-Sevilla**  
• System integration  
• Laboratory test




**Thanushan Kugathasan**  
• Lead chip design  
• Digital electronics



**Magdalena Munker**  
• Sensor design  
• Laboratory test




**Yannick Favre**  
• Board design  
• RO system




**Stéphane Débieux**  
• Board design  
• RO system



**Roberto Cardella**  
• Sensor design  
• Laboratory test




**Stefano Zambito**  
• Laboratory test  
• Data analysis



**Mateus Vicente**  
• System integration  
• Laboratory test



**Fulvio Martinelli**  
• Chip design  
• Firmware




**Matteo Milanese**  
• Laboratory test  
• Data analysis



**Théo Moretti**  
• Laboratory test  
• Data analysis



**Antonio Picardi**  
• Chip design  
• Firmware



**Chiara Magliocca**  
• Laboratory test  
• Data analysis



**Jihad Saidi**  
• Laboratory test  
• Data analysis



**Rafaella Kotitsa**  
• Sensor simulation



**Carlo Alberto Fenoglio**  
• Chip design  
• Firmware



**Luca Iodice**  
• Chip design  
• Firmware

## Main research partners:




**Roberto Cardarelli**  
INFN Rome2 & UNIGE



**Holger Rucker**  
IHP Mikroelektronik



**Marzio Nessi**  
CERN & UNIGE



**Bernd Heinemann**  
IHP Mikroelektronik

## Funded by:



European Research Council  
Established by the European Commission




# Gain measurements

## X-rays from $^{55}\text{Fe}$ radioactive source:

- mainly  $\sim 5.9$  keV photons
- point-like charge deposition


## Characteristic double-peak spectrum

- photon absorbed in **drift region**
  - **holes** through gain layer & multiplied
  - **first peak** in the spectrum
- photon absorbed in **absorption region**
  - **electrons** through gain layer & multiplied
  - **second peak** in the spectrum



# Gain measurements

Average amplitudes of  $h^+$  and  $e^-$  gains extracted via gaussian fit around local maxima




Assumption of no gain multiplication when:

- photon absorbed in drift region
- lowest voltage (85 V)
- lowest dose (dose 1)




**normalization value**




# Detection efficiency


*PicoAD* proof-of-concept prototype (2022)



CERN SPS Testbeam: 180 GeV/c pions  
 $V_{th} = 4$  mV ; HV = 125 V ; Power = 2.7 W/cm<sup>2</sup>



**Apparent degradation** at the external edges of the four pixels is due to the telescope pointing resolution of  $\approx 10$   $\mu$ m




Selection of two **triangles**:

- representative of a whole pixel
- **unbiased** by telescope resolution

# Gain measurements | Results

A gain of  $\approx 20$  for  $^{55}\text{Fe}$  X-rays is reached at HV = 120 V and T = -20 °C<sup>[2]</sup>


*PicoAD* proof-of-concept prototype (2022)



[2] L. Paolozzi et al., Picosecond Avalanche Detector - working principle and gain measurement with a proof-of-concept prototype. arXiv:2206.07952, June 2022


# Testbeam results:

## Signal amplitude





100 $\mu$ m pitch hexagonal pixels - 25 $\mu$ m depletion



## Four Matrices

### 1. Active pixel

- Front end in pixel
- HBT preamp + driver (in pixel) + CMOS discriminator (outside pixel)

### 2. Active pixel v2

- HBT preamp + CMOS discriminator

### 3. Limiting amplifier:

- HBT preamp + HBT limiting amplifier


### 4. Double threshold:

- HBT preamp + two CMOS discriminators


MPW submission in 2019 funded by H2020



# Electronic Front-End DM0 I Layout Design




# Preamp off-pixel AM1 | Layout Design






# OutPreamp amplitude vs. Input Charge

Amplitude of outPreamp signal vs input charge  
 $V_{ccA} = 1.2 V - I_{preamp} = 50 \mu A - I_{fbk} = 100 nA$



# CML output



- Group of 3 pixels as input of OR (red and yellow)
- The output are taken differential ended from CML stage
- Pixel0 to study frontend performance