

Future developments of radiation tolerant sensors based on the MALTA architecture

D. Dobrijevic^{1,2}, T. Suligoj² and H.Pernegger¹ on behalf of the MALTA collaboration

1-CERN, Switzerland, 2-University of Zagreb, Croatia

The planned MALTA3 DMAPS designed in the standard TowerJazz 180 nm Imaging process will implement the numerous process modifications, as well as front-end changes in order to boost the charge collection efficiency after the targeted fluence of 1×10^{15} MeV N_{ea}/cm². The effectiveness of these changes have been demonstrated with recent measurements of the full size MALTA2 chip. With the original MALTA concept being fully asynchronous, a small-scale MiniMALTA demonstrator chip has been developed with the intention of bridging the gap between the asynchronous pixel matrix, and the synchronous DAQ. This readout architecture will serve as a baseline for MALTA3, with focus on improved timing performance. The synchronization memory has been upgraded to allow clock speeds of up to 1.28 GHz, with the goal of achieving a sub-nanosecond on-chip timing resolution. The subsequent digital readout chain has been modified and will be discussed in the context of the overall sensor architecture

Front-end improvements



MALTA

- The new design will use a conceptually identical matrix, in a slightly different format (768x512 pixels) An on-chip PLL is used to generate the 1.28 GHz clock, used both for the Synchronization memory and the main output serializer. Aurora encoding will be the last stage before the serializer.
- The slow control will use a standard I2C protocol, instead of the previous shift register based design



UNIVERSITY OF ZAGREE



Faculty of Electrical Engineering and Computing

> DOUBLE **COLUMNS**

> > 3x

E

CLK 1

CLK 2

SYNC MODULES

128x

PLL

160

MHZ

SYNC MEMORY

PRIORITY

ENCODER

FIFO

SERIALIZER &

DRIVER

2.56

19-23 Sep 2022

GBPS

BUS B

BUS A





- Previous MALTA iterations focused on increasing the charge collection efficiency and radiation hardness through
- Recent MALTA2 measurements demonstrated a 97.5% charge collection efficiency after 2x10¹⁵ MeV N_{eg}/cm²,
- A small scale demonstrator, the MiniMALTA3, is in the final stages of design. The goal is to verify the upgraded

This design is intended to be modular, so a full-chip expansion of this architecture can be more straightforward

- The encoded twisted ring counter serves as the foundation of the new synchronization memory. In order to ensure proper operation at 1.28 GHz, custom logic was devised for the Gray encoder and the ring itself.
- Previous MiniMALTA iterations used duplicated write generation logic instead of input buffers so timing of both the input address and the write signal can be equalized. It was replaced by tri-state dynamic input logic, reducing the time window in which the incoming information can change, and increasing precision.
- Due to usage of a custom dual port SRAM array, write and read actions can occur at the same time in the synchronization memory, as long as the same cell is not accessed for both operations at once
- Dyndal M. et al. "Mini-MALTA: Radiation hard pixel designs for small-electrode monolithic CMOS sensors for the high luminosity LHC", JINST, 2020, 15, P.02005
- Cardella R. et al. "LAPA, a 5 gb/s modular pseudo-LVDS driver in 180 nm CMOS with capacitively coupled preemphasis", TWEPP-17, 2018, P.038
- Schioppa E. J. et al. "Measurement results of the MALTA monolithic pixel detector", NIMA, 2020, A. 162404 Cardella R. et al. "MALTA: an asynchronous readout CMOS monolithic pixel detector for the ATLAS highluminosity upgrade", JINST, 2019, P.C06019

