Design and readout architecture of a monolithic binary active pixel sensor in TPSCo 65nm CMOS imaging technology EP R&D



L. Cecconi¹, F. Piro^{1,10}, J.L.A. de Melo¹, W. Deng^{1,2}, G.H. Hong⁷, W. Snoeys¹, M.Mager¹, M. Suljic¹, T. Kugathasan¹, M. Buckland¹¹, G. Aglieri Rinella¹, P.V.Leitao¹, F. Reidt¹, J. Baudot¹, S. Bugiel⁶, C. Colledani⁶, G. Contin¹¹, C. Hu⁶, A. Kluge¹, R.Kluit³, A. Vitkovskiy³, R. Russo³, P. Becht¹, A. Grelli³, J.Hasenbichler¹, M.Munker¹, H.K. Soltveit⁸, M.W.Menzel⁸, and J.Sonneveld³

²Central China Normal University ³NIKHEF ⁶IPHC ⁷Yonsei University ⁸Heidelberg University ¹⁰EPFL ¹¹University and INFN Trieste ¹CERN

The Digital Pixel Test Structure (DPTS) is a monolithic active pixel sensor prototype chip designed to explore the TPSCo 65nm ISC process in the framework of the CERN-EP R&D on monolithic sensors and the ALICE ITS3 upgrade. It features a 32x32 binary pixel matrix at 15 µm pitch with event-driven readout, based on GHz range time-encoded digital signals including Time-Over-Threshold. The chip proved fully functional and efficient in testbeam allowing early verification of the complete sensor to readout chain. The focus is on the design and in particular the digital readout and its perspectives with some supporting results



The DPTS features masking and digital capacitive pulsing for each pixel, together with a single CML output for time-encoded hit data and a single analog monitor output interfaced with the front-end circuitry





optimization. A gap is inserted between the pixels electrode to increase lateral field. The depletion is achieved by reverse bias of



Asynchronous Event-Driven Readout Circuit

Hit position is encoded in a train of 2 pulses, sent twice at ToT interval. The digital readout organized by independent groups (columns) of 32 pixels each. Each group features a fixed GID delay to encode its position, while the position of the pixel in the group is given by a Pixel ID pulse generator that also initiates the hit-driven transmission. The nominal time encoding resolution for PID and GID is 150ps. **Pixel ID pulse**

PID pulse generator





Readout diagram for a group (column) of 32 pixels

Group ID delay

The group ID (GID) delay is set for each group of pixels by hardwiring a one-hot encoded configuration of the S0..S31 switches of a programmable delay ladder structure based on **CMOS** inverters



Group ID programmable delay chain

An original monostable circuit, distributed over a group of pixels (based on full custom XNOR gates) is capable of generating pulses with a duration dependent on the pixel position in the group (PID).

The pulse is formed injecting simultaneously two transitions in specular positions over a folded XNOR delay line.



Tests and Results







[1] A. K. et al. Alice ITS3 - a bent, wafer-scale CMOS detector, 2022 [2] M. Mager. Ep detector seminar CERN. 2022. [3] W. Snoeys et al., NIM A 871 (2017) 90 [4] M. Munker et al., 2019 JINST 14 C05013

Work is in progress to improve robustness for larger scale sensors. Detailed studies on mismatch, power supply, noise, architectures and tolerance to manufacturing defects are ongoing.