



Contribution ID: 78

Type: Poster

## A Monolithic Active Pixel Sensor with Node-Based, Data-Driven, Parallel Readout for the High Energy Physics Experiment Vertex Detector

*Tuesday, 20 September 2022 16:40 (20 minutes)*

We present the design of a prototype MAPS sensor MIC6 based on a 55 nm Quad-well CMOS Image Sensor process for the high energy physics experiment vertex detector application. A new node-based, data-driven, parallel readout architecture is implemented to achieve high spatial resolution, fast readout, and low power consumption. The size of MIC6 is  $2.8 \text{ mm} \times 2.8 \text{ mm}$ , which contains a pixel matrix of 64 rows by 64 columns, and the pixel size is  $23.6 \text{ }\mu\text{m} \times 20 \text{ }\mu\text{m}$ . The integration time is 5 $\mu\text{s}$ , and the hit arrival time measurement accuracy is 10 ns.

### Summary (500 words)

The vertex detector in high energy physics experiment requires high spatial resolution, fast readout, and low power consumption. The Monolithic Active Pixel Sensor (MAPS) is the most promising candidate technology to satisfy all those requirements. We have developed the MAPS sensor MIC6 in a 55 nm quad-well CMOS image sensor process with a node-based data-driven readout scheme.

MIC6 contains a pixel matrix of 64 rows by 64 columns with a pixel size of  $23.6 \text{ }\mu\text{m} \times 20 \text{ }\mu\text{m}$ . Each pixel contains a sensing diode, an amplification, a discriminator, and a hit storage register connected to a node-based sparse readout circuitry. Every double-column of pixels share a readout circuit, and  $4 \times 2$  pixels form a super pixel group. The 8 pixels in each super pixel share a VCO for hit arrival time measurement. The VCO oscillates only when the super pixel group is hit to reduce power consumption. The oscillation frequency of VCO can be configured between 100 ~ 200 MHz. Each super pixel also includes a node of sparse readout logic circuit, and the hit information will be asynchronously transmitted to the bottom of the double-column through the readout nodes. Readout nodes transmit data based on request-acknowledge handshake protocol. When a super pixel group is hit, 22 bit data will be generated, including 4-bit super pixel group address, 10-bit time counter and 8-bit hit shape.

In the bottom of MIC6, a periphery readout module also based on asynchronous readout node has been implemented to readout 22-bit data and 5-bit column address from each double-column. Then, a synchronizer module is connected to the peripheral readout module, which is responsible for processing handshake, data synchronization, data bit-width conversion, and finally outputting the data. In addition, an asynchronous handshake multiplexer module is implemented, through which any double-column can be tested independently.

The test system is being developed and consists of a test board, a Kinex-7 FPGA and control software. The test firmware and software are based on IPbus. The 1 Gbps Ethernet interface, IPbus master, and IPbus slavers are implemented in the FPGA. The test commands from the control software on PC are received by the 1 Gbps TCP/IP module and then transmitted to IPbus master. The commands from the IPbus master are sent to one of the IPbus slavers. The current DAC, voltage DAC and the MIC6 are configured by the respective IPbus slaver. The data flow of the MIC6 is opposite to the flow of test command. The output data of MIC6 are transmitted to PC through ipbus slave, ipbus master and Ethernet interfaces in turn. The test results of MIC6 will be presented in the workshop.

**Primary author:** Mr YOU, bihui

**Co-author:** XIAO, Le (Central China Normal University CCNU (CN))

**Presenters:** XIAO, Le (Central China Normal University CCNU (CN)); Mr YOU, bihui

**Session Classification:** Tuesday posters session

**Track Classification:** ASIC