Production and Testing of the Powerboard for ATLAS ITk Strip Barrel Modules

Carl Haber, Timon Heim, Samantha Kelly, Karol Krizka, Zhicai Zhang

Lawrence Berkeley National Laboratory

Sep 23, 2022 TWEPP 2022



ATLAS ITk strip layout



- Strip layers shown in blue
- 4 layers in barrel
- 6 disc layers for each endcap

Reference: ATLAS-TDR-025



- Two inner barrel layers have short strips (2.4 cm strips)
- Two outer barrel layers have long strips (4.8 cm strips)

ITk strip barrel module



- Sensor
 - 98 mm x 98 mm
 - 4 (or 2) x 1280 strips with 75.5 μm pitch
- Hybrid(s)
 - 10 FE chips (ABCStar); each reads out 256 strips
 - 1 Hybrid Controller Chip (HCCStar)

- Powerboard
 - DC-DC converter (11V ightarrow 1.5V) for hybrid(s) power
 - HV switch for sensor bias
 - Control and monitoring via custom ASIC (AMACStar)

Powering scheme

- Baseline powering scheme: parallel power with DC-DC
- Goal: deliver LV (1.5V @ 4A) and HV (500V @ \sim mA) to 14 modules on a stave side with individual control
- Low-Votlage
 - One LV line per stave side at 11V
 - On module DC-DC conversion from 11V to 1.5V
 - Custom buck converter (bPOL12V) used due to strong magnetic environment, radiation requirement, low mass requirement
- High-Voltage
 - 4 HV lines per stave side, each shared by groups of modules
 - Individual module HV control/monitor by powerboard:
 - Switching via a HVMUX circuit by GaN FET (see presentation from Luis Felipe Gutierrez Zagazeta)
 - Return current measured by AMAC

Powerboard design



Production status and plan

• Pre-production is finished

- PPA: 250 powerboards; PPB: 850 powerboards
- Main powerboard part change from PPA to PPB: AMACv2a to AMACStar, with improved SEE mitigations (see presentations from R. Roberts and A. Wall)
- Half of PPB powerboards are produced at full production speed and tested with full QC procedure
- Production will start after Production Readiness Review (PRR, late 2022)
 - In total need to produce and test about 14,100 powerboards in two years

Production and testing flow



 Initially we planed to do QC tests by vendor as well, but eventually decided to move them to LBL due to lack of expert support at vendor

Powerboard flex array



- 4-layer flex PCB, total thickness: 16.7 mil
- Smallest track width: 5 mil; minimum via: 6/16 mil; smallest SMT package: 0201

QC and QA for flex material: test coupon



- Test coupon: a proxy of the powerboard flex material
- 2 test coupons are produced for every 10 PBs, with 1 coupon reserved for QC/QA
- QC tests: resistance of via chains/long trace; capacitance between copper pads, breakdown voltage of trace gap
- QA tests: thermal shock, irradiation



Powerboard carrier card



- After SMT loading, powerboards are singulated from flex array and loaded to carrier cards for wirebonding and electrical tests
- Need to produce more than 1000 carrier cards: to reduce cost, only necessary MUX are on placed on carrier card, testing circuits placed on a reusable PCB (active board, next slide)

Electrical test system

Active board: circuits for all electrical tests, reusable

Powerboard carrier card: holds 10 PBs Connected to PBs via temporary bonds



- Electrical tests: basic functionalities and characterizations of LV/HV/AMAC
- The system is used for 10 module production sites for reception tests
- The system is also used for massive tests during production QC

QC procedure and requirements

- After assembly, each powerboard will go through QC, which includes: visual inspection, thermal cycle, burn-in, and electrical tests (both at warm and cold conditions) in between steps
- Thermal cycle: cycle the powerboard temperature between -35 $^\circ C$ and 40 $^\circ C$ for a few times
- Burn-in: load each powerboard at 2 A for 24 hours without interruption
- Requirement for the QC system:
 - Cooling requirement: powerboard temperature down to $-35^{\circ}C$
 - Safety requirement: prevent over-heating, condensation, etc.
 - Speed requirement: 150 powerboards per week

- Two crates in one rack, sharing the same chiller and power supply system
- Each crate can test 100 powerboards at a time





A second rack (with two crates) is being installed for QA/backup for QC.

- 10 panels (100 powerboards) per crate
- Each panel connects to an active board for electrical testing (at the back side)





Water cooling + fan used for active board cooling

Zhicai Zhang (LBNL)





QC software

 All QC steps are fully automized and integrated into an all-in-one custom web-based GUI, with minimum human attention required (a few button clicks per day): the GUI includes database interaction, electrical testing program and result display, chiller operation and temperature monitoring

												Basic Chiller Operations				
Panel ramber		AUTO FAL		None										Chiller is ON		
				O Buper D	et.es											
Powerboard Version	in Nunc	Powerboard Rate	ch Numbe										THE IS WALLED	FERR OFF CHILLER		
				ANTTE	I DETLALIZA	TION							BET THEORY TEMPERATURE (CL. Self-Serie)	BET TWOOLT TEMPERATURE	80 91	
Discord D		Deard 1		FAN BA	46 / E 6 STD	ONALITY TEST	145	CRARASTERIZ	AT164 1861	STOP TO	87					
Con		On the	~	BURND.	e load	69	firme	(2)					вет влая влате (сняжите). Вет-татр	OLT RAMP RATE (CHRW27E)	5.5	
COD Current Married		COLORIDA NUMB														
Colorest A		The set of		Jump	10:											
PRA Social Number		PER Social Name	~	Basic Eurotionality										Gisme to OSV Gisme to	nioco	
Citered 6		Beend T		· Seceto	Texts											
PD6 Serial Number		PB7 Serial Numb		DECToria								Thermal Cycle Settings				
Obrantik		Deart 9			1021											
PBB Setal Number		PB9 Serial Numb										Low temperature (C)	High temperature (C):	Ramp Down Rate (Christwal)	Number of Cycles	
	ELONO TEL															
												LowTemp keep time (minute)	HighTemp keep time (minute)	Ramp Up Rele (C/minute)	End Cycle Temp (C	3
PANE	EL STAGE T	AABIDDA 10										10	10	5.5	28.0	
	And the Proc	notion											START THERMAL	EYELE STOP THERMAL COOLE		
	🖬 fu	rce											cycles left: 3, una	d time: 0:08.14, remaining time: 2:37.24		
	Basic Functionality Tests										20					
overboard Pad	ID	100 07	rF 05	411	65	OFF	65	OFF	-	CFF	-	S S				PB4 PTAT PB4 CTAT
0	0	1.00 0.1	1.42	0.00	1.47	4.86-7	0.0015	1.5e-7	0.00054	136.00	458.00	ē °			- / -	PRS-NTCpb
	0	1.00 0.1	17 1.42	0.00	1.45	0.0	0.0038	1.20-7	0.00055	146.00	475.00	ě /			- / -	P85-CTAT
	0	1.00 0.1	1.43	0.00	1.49	0.0	0.0018	1.50-7	0.00054	157.00	500.00	2 -20				PBB-NTCpb
		1.66 0.1	1.42	0.00	1.49	0.4	8.0015	1.76-7	8.88094	134.00	468.80	/	V		V	P88-CTAT
	-	1.00 0.1	1.44	0.00	1.51	0.4	0.0010	9.20-8	0.00054	127.00	465.00					PR9-NTCpb
		1.00 0.1	1.46	0.00	1.48		0.0015	2,36-7	0.00054	143.00	401.00					P89-CIAT
		1.00 0.1	1.43	0.00	1.50	9.4	0.0025	3.50-7	0.00055	149.00	435.00		And a second sec		-	- chiller
		1.00 0.1	1.44	0.00	1.48	0.4	0.0038	2.40-7	0.00054	155.00	487.00	22:00 22:30 http://doi.org/10.22:30	23:00 23:30 00:00	0030 01:00 01:30	02:00	
	0	1.00 0.1	1.35	0.00	1.51	0.0	0.0010	1.40-7	0.00054	131.00	459.00	mag 10, 2022	Aug 11, 20.	Time		
_																
ng (LB	INE)										4			ATLAS S	trip Pov

Observations of QC during pre-production

- We have exercised the full QC procedure with one crate on PPB powerboards:
 - One crate can test 100 powerboards per week (400 tested in total)
 - Eventually we'll have 2 crates for QC and 2 crates for QA/backup
- Half of the time spent on thermal cycle and burn-in, the other half spent on electrical tests:
 - In total 5 runs of electrical tests are implemented before and after thermal cycle/burn-in (including test runs at warm and cold)
 - One run of test for one panel takes about 1.5 hours
 - Fully parallelization of testing of 10 panels in a crate turned out to be difficult due to communication traffic restrictions with the CAEN PS system (lots of LV/HV scans)
 - In practice we spent about 4 hours for each test run
- A technician is needed to babysit the QC: click buttons a few times a day, examine test results, book-keeping, etc.
- Testing system runs smoothly during the one month exercise: no system failure/interlock, no expert interruption needed

Summary

- Powerboard is a critical component for the ITk Strip module: power, monitor, control
- Production of $\mathcal{O}(10000)$ such boards with high reliability is a big challenge
- Fully industrialization turned out to be difficult due to lack of expert at vendor
- We presented a production QC system to be run in our local lab:
 - QC testing programs: thermal cycle, burn-in, electrical tests
 - Fast testing speed: fulfill the 150 boards/week schedule
 - Automation: all-in-one testing GUI, only requires a few button clicks/day
 - Desired safety: fully hardware interlock system
 - Cost effective: maximum reusable testing parts, minimum human interruption
- The QC system has been proved working smoothly during pre-production of powerboards
- Production of powerboards will start soon

Backup slides

Testing circuits on active board



• For details of each testing circuit, see our poster on TWEPP 2021

Hardware interlock

• Pure hardware interlock with capability to monitor generic analog input signal



ATLAS Strip Powerboard

Recent results: DCDC efficiency (Preliminary)



- Efficiency of the latest version (bPOL12V_v6) is measured on powerboard in a climate chamber
- Operated at 2.2 MHz switching frequency with a ${\sim}250$ nH coil
- Target efficiency (60-70%) obtained for desired loads

Recent results: DCDC noise (Preliminary)

- bPOL12V running at switching frequency around 2MHz
- Shield box + shielding layer on powerboard acting as Faraday cage mitigating EMI noise reaching the sensor
- Two measurements performed on the bPOL12V noise (via oscilloscope):
 - Direct measurement of noise amplitude of VOUT
 - Measurement by pick up coil on carrier card



