

# Clock stability measurements using the Barrel Calorimeter Processor V1 (BCP-V1)


N. Loukas<sup>1</sup>, G. Cucciati<sup>1</sup>, S. Goadhouse<sup>2</sup>  
- for the CMS collaboration -



1 University of Notre Dame, USA  
2 University of Virginia, USA  
nloukas@nd.edu & sgoadhouse@virginia.edu




## Logic implemented in the FPGA



- ZYNQ-FPGA interface : Fast control and configuration (2-3 sec) times
- Implementing CERN's Timing Compensation links [1] (TLinks rev1.4)
- Evaluating different clock paths using BCP-V1 [2]±
- Implementing heaters [3] (controlling the temperature of the FPGA)


Thanks to C. Borca (INFN Torino) automating the scope

## SETUP




- 3x BCPs in an ATCA crate
- MPO/LC patch panel
- CMS-ECAL Front-End (FE) [4]
- Dummy Very- Front-End (VFE) used to sample the recovered clock
- High-Precision Timing Clock generator (HPTC)
- Oscilloscope : Teledyne's LabMaster (36GHz)
- Application-level test : BCP1 → BCP2
- System-level test : BCP1 → BCP2 → BCP3 → FE

## BCP1 → BCP2 → BCP3 → FE




## BCP1 → BCP2


Evaluating the impact of the temperature in the FPGA with the clock phase (varies clock paths)




## Continuous running - no resets



## Resetting once every 500 measurements (via PVT)



## Resetting before each measurement



## Conclusions

- ✓ The TLink calculated phase drift is ± ~11 ps of the scope measured phase drift
- ✓ Each reset can cause an offset (~4 ps max) on the phase clock distribution when going through the Transceiver's Delay aligner (PVT)
- ✓ When bypassing the PVT, the phase of the clock significantly varies with temperature
- ✓ The clock distribution of one full branch of the future phase 2 upgrade CMS - ECAL Barrel has been emulated. The result  $\sigma = 9.3$  ps meets the TDR specification [5]

## References

- [1] TLink: A Timing Compensated High-Speed Optical Link for the HL-LHC experiments, TWEPP2019
- [2] The CMS Barrel Calorimeter Processor demonstrator (BCPv1) board evaluation
- [3] A. Agne et al., Seven Recipes for Setting Your FPGA on Fire - A Cookbook on Heat Generators, Microprocessors and Microsystems
- [4] CMS ECAL Upgrade Front End card: design and prototype test results
- [5] The Phase-2 Upgrade of the CMS Barrel Calorimeters - Technical Design Report (TDR), page 79, section 3.7.1.