

Clock stability measurements using the Barrel Calorimeter Processor V1 (BCP-V1)


N. Loukas¹, G. Cucciati¹, S. Goadhouse²

- for the CMS collaboration -


1 University of Notre Dame, USA

2 University of Virginia, USA

nloukas@nd.edu & sogoadhouse@virginia.edu



Logic implemented in the FPGA




- ZYNQ-FPGA interface : Fast control and configuration (2-3 sec) times
- Implementing CERN's Timing Compensation links [1] (TClinks rev1.4)
- Evaluating different clock paths using BCP-V1 [2]±
- Implementing heaters [3] (controlling the temperature of the FPGA)




Thanks to
C. Borca
(INFN Torino)
automating
the scope

SETUP

- 3x BCPs in an ATCA crate
- MPO/LC patch panel
- CMS-ECAL Front-End (FE) [4]
- Dummy Very- Front-End (VFE) used to sample the recovered clock
- High-Precision Timing Clock generator (HPTC)
- Oscilloscope : Teledyne's LabMaster (36GHz)
- Application-level test : BCP1 → BCP2
- System-level test : BCP1 → BCP2 → BCP3 → FE




BCP1 → BCP2 → BCP3 → FE





BCP1 → BCP2

Evaluating the impact of the temperature in the FPGA with the clock phase (varies clock paths)




Bypassing PVT* avoids ps shifts between resets but has strong temperature variation

* PVT : Process, Voltage, and Temperature IP circuits



Resetting once every 500 measurements (via PVT)



Conclusions

- The TLink calculated phase drift is $\pm \sim 11$ ps of the scope measured phase drift
- Each reset can cause an offset (~ 4 ps max) on the phase clock distribution when going through the Transceiver's Delay aligner (PVT)
- When bypassing the PVT, the phase of the clock significantly varies with temperature
- The clock distribution of one full branch of the future phase 2 upgrade CMS - ECAL Barrel has been emulated. The result $\sigma = 9.3$ ps meets the TDR specification [5]

References

- TLink: A Timing Compensated High-Speed Optical Link for the HL-LHC experiments, TWEPP2019
- The CMS Barrel Calorimeter Processor demonstrator (BCPv1) board evaluation
- A. Agne et al., Seven Recipes for Setting Your FPGA on Fire - A Cookbook on Heat Generators, Microprocessors and Microsystems
- CMS ECAL Upgrade Front End card: design and prototype test results
- The Phase-2 Upgrade of the CMS Barrel Calorimeters - Technical Design Report (TDR), page 79, section 3.7.1.