

# UKRI-MPW0: A proof-of-concept, backside biased only High Voltage CMOS pixel chip

E. Vilella, M. Franks<sup>1</sup>, J. Hammerich, N. Karim<sup>2</sup>, S. Powell, B. Wade, C. Zhang

University of Liverpool

<sup>1</sup>Now with ETH Zürich

<sup>2</sup>Now with Leonardo UK Ltd

[vilella@hep.ph.liv.ac.uk](mailto:vilella@hep.ph.liv.ac.uk)

# Motivation

- **To improve radiation tolerance of HV-CMOS sensors**
  - Increasing  $V_{BD}$
  - With HV backside biasing



# State-of-the-art

- **150 nm HV-CMOS LFoundry – Optimised cross-section**


- P-substrate/DNWELL sensing junction
- Backside p-type contacts to bias the p-substrate to HV, keeping topside p-type contacts
- Pixel readout electronics embedded inside DNWELL

e.g. H35DEMO, LF-CPIX, hyperlinks:

[Franks NIMA 2021 164949](#)

[Mandic arXiv:1801.03671v2 2018](#)

[Meng CERN-THESIS-2018-153](#)



# State-of-the-art

## Electric field – TCAD simulated

H35DEMO (0.35  $\mu\text{m}$  HV-CMOS ams)

1  $\text{k}\Omega\cdot\text{cm}$



100  $\mu\text{m}$

120 V [Meng CERN-THESIS-2018-153](#)

## Depleted depth – Measured

Depletion voltage 30 V @  $5\text{e}14 \text{ n}_{\text{eq}}/\text{cm}^2$

[Franks NIMA 2021 164949](#)



# State-of-the-art



## Electric field – TCAD simulated

H35DEMO (0.35  $\mu\text{m}$  HV-CMOS ams)

1  $\text{k}\Omega\cdot\text{cm}$

100  $\mu\text{m}$

120 V [Meng CERN-THESIS-2018-153](#)



## Depleted depth – Measured


150 nm HV-CMOS LFoundry

HR (3  $\text{k}\Omega\cdot\text{cm}$ )

Backside vs topside biased

200  $\mu\text{m}$  vs full thickness

[Mandic arXiv:1801.03671v2 2018](#)



## Collected charge – Measured


150 nm HV-CMOS LFoundry

HR (3  $\text{k}\Omega\cdot\text{cm}$ )

Backside vs topside biased


200  $\mu\text{m}$  vs full thickness

[Mandic arXiv:1801.03671v2 2018](#)




# Idea

- **150 nm HV-CMOS LFoundry – New cross-section**
  - P-substrate/DNWELL sensing junction
  - Backside p-type contacts only to bias the p-substrate to HV
  - Pixel readout electronics embedded inside DNWELL



# Simulated pixel I-V



TCAD simulations	
Scenario	V <sub>BD</sub> [V]
a ———	80
b - - -	180
c - - - -	900

State-of-the-art	
HV-CMOS pixel chip	V <sub>BD</sub> [V]
RD50-MPW3 – Matrix <a href="#">ref</a>	120
RD50-MPW3 – Test <a href="#">ref</a>	> 400 V
AstroPix <a href="#">ref</a>	250
LF-MonoPix2 <a href="#">ref</a>	460
RD50-MPW4	?

- By removing the topside p-type contacts entirely → V<sub>BD</sub> can be increased significantly
- These simulations form the basis for the UKRI-MPW0 design (see [CERN-THESIS-2022-144](#))




# UKRI-MPW0 – Chip overview

Technology process	150 nm HV-CMOS LFoundry
Substrate resistivity	1.9 k $\Omega$ ·cm
Chip size	3.5 mm x 5 mm
Fabrication type	MultiProject Wafer (MPW)
Submission date	November 2020
Chip thickness	280 $\mu$ m (TAIKO grinding*)
HV biasing	From the chip backside only

## \*TAIKO grinding (more info [here](#))

- Leaves ring of silicon around the outer edge of the wafer
- Inner area can be made very thin (100  $\mu$ m)
- Ring is removed prior to dicing and assembly
- 4000 mesh
- Compatibility with backside processing
- Backside plasma etching for a less rough surface less and to etch the potential defects




# UKRI-MPW0 – Backside processing

- Two alternative methods investigated


## 1) Beamline Implantation + Rapid Thermal Annealing (BI + RTA)

- Annealed at 450°C
  - Too low to properly activate all the implanted boron
  - High enough to potentially damage the MOS transistors
- Backside peak observed in eTCT measurements (H35DEMO)



## 2) Plasma Ion Immersion Implantation + UV Laser Annealing (PIII + LA)


- Localised annealing
  - Annealing T can be higher
  - All the implanted boron can be properly activated
  - No damage to the MOS transistors
- Shallow implant profile
  - Keeps all dopants and defects into annealed region
- Advantageous over BI + RTA



- Done by Ion Beam Services (IBS) on full wafers loaned by the foundry


# UKRI-MPW0 – Chip overview

<b>2 active pixel matrices</b>	<ul style="list-style-type: none"><li>• With linear transistors only</li><li>• With linear and ELT transistors</li><li>• With 20 x 29 pixels per matrix</li></ul>
<b>3 pixel flavours</b>	<ul style="list-style-type: none"><li>• Continuous reset</li><li>• Switched reset</li><li>• Modulated feedback</li></ul>
<b>Test structures</b>	<ul style="list-style-type: none"><li>• With passive pixels for eTCT (RD50-MPWx style)</li><li>• With linear and ELT transistors</li></ul>
<b>Pixel size</b>	60 $\mu\text{m}$ x 60 $\mu\text{m}$




# UKRI-MPW0 – Chip overview

<b>2 active pixel matrices</b>	<ul style="list-style-type: none"><li>• With linear transistors only</li><li>• With linear and ELT transistors</li><li>• With 20 x 29 pixels per matrix</li></ul>
<b>3 pixel flavours</b>	<ul style="list-style-type: none"><li>• Continuous reset</li><li>• Switched reset</li><li>• Modulated feedback</li></ul>
<b>Test structures</b>	<ul style="list-style-type: none"><li>• With passive pixels for eTCT (RD50-MPWx style)</li><li>• With linear and ELT transistors</li></ul>
<b>Pixel size</b>	60 $\mu\text{m}$ x 60 $\mu\text{m}$




# Measured pixel I-V – PIII + LA, before irradiation



- 1 • Very high  $V_{BD}$
- 1 • Mismatch with TCAD simulations due to simplifications in the simulations vs reality
- 2 • High  $I_{LEAK}$  at low HV due to channel below STI between DNWELLS (pixels, rings)
- 2 • Details in [Zhang NIMA 2022 167214](#)


- Measurement at several T
- Cooling setup details [here](#)

# Measured pixel I-V – PIII + LA, neutron $3e13 n_{eq}/cm^2$



- Measurement at several T
- Cooling setup details [here](#)

# Measured chip rings I-V – PIII + LA, neutron $3e13 n_{eq}/cm^2$



- Measurement at several T
- Cooling setup details [here](#)


# UKRI-MPW0 – Chip rings

Noschis NIMA 2006 4144

- **Current Terminating Ring (CTR) that surrounds the whole chip**
  - Collects the current generated at the cut edge surface
  - Used also as the chip seal ring to protect the design during the dicing process
- **A Clean-up Ring (CR) between the CTR and the sensor**
  - Cleans up the remaining current that cannot be collected by the CTR due to diffusion into the bulk

Made of n-type layers only!

Very narrow rings, around the chip only!







# UKRI-MPW0 – Chip rings


- **Current Terr**
  - Collects
  - Used als
- **A Clean-up I**
  - Cleans u
  - the bulk

Made of n-type layers only!




UKRI-MPW0 ( $\rho = 1900 \Omega \cdot \text{cm}$ ) TCAD

S  
diffusion into




# Measured pixel + chip rings I-Vs – PIII + LA, all fluence



- Measurement at -25°C
- Max. fluence is 1e16 n<sub>eq</sub>/cm<sup>2</sup>



# Measured pixel + chip rings I-Vs – BI + RTA, all fluence




- Measurement at -25°C
- Max. fluence is 1e16 n<sub>eq</sub>/cm<sup>2</sup>

# Measured eTCT – BI + RTA

Wade IWORID 2022




Backside peak



- Depletion voltage 300 V @  $1e14 n_{eq}/cm^2$  (280  $\mu m$ )
- > 50  $\mu m$  depleted depth @  $1e16 n_{eq}/cm^2$
- Irradiated PIII + LA samples currently being evaluated

# UKRI-MPW0 – Chip overview

<b>2 active pixel matrices</b>	<ul style="list-style-type: none"><li>• With linear transistors only</li><li>• With linear and ELT transistors</li><li>• With 20 x 29 pixels per matrix</li></ul>
<b>3 pixel flavours</b>	<ul style="list-style-type: none"><li>• Continuous reset</li><li>• Switched reset</li><li>• Modulated feedback</li></ul>
<b>Test structures</b>	<ul style="list-style-type: none"><li>• With passive pixels for eTCT (RD50-MPWx style)</li><li>• With linear and ELT transistors</li></ul>
<b>Pixel size</b>	60 $\mu\text{m}$ x 60 $\mu\text{m}$




# Continuous reset pixels

Amplifier + feedback loop for reset


Injection circuit

Trimvable comparator



- Based on the well understood RD50-MPW2 design [Zhang PoS\(TWEPP2019\)045](#)


# Switched reset pixels



- Based on the well understood RD50-MPW2 design [Zhang PoS\(TWEPP2019\)045](#)


# UKRI-MPW0 – DAQ

- **Based on Caribou**
  - UKRI-MPW0 chip carrier board
  - UKRI-MPW0 mother board
    - Analogue pixels have SFOUT & COMPOUT readout only
    - This boards incorporates digital readout
    - Measurements of pixel address and time-stamp are possible
  - CaR board
  - SoC (ZC706)






# Active matrix – BI + RTA, before irradiation



- The three different pixel flavours are visible (please ignore three dead columns in the FPGA)
- Measured (using test pulses) and simulated values agree
  - Gain expected from design → 65  $\mu\text{V}/e^-$  (continuous), 80  $\mu\text{V}/e^-$  (switched)
  - Noise expected from design → 150  $e^-$  (continuous), 100  $e^-$  (switched)


# Active matrix – BI + RTA, before irradiation



- HV = 500 V,  $V_{TH}$  = 1050 mV
- Sr90 source (old and weak)
- Shutter window = 20 s
- Switched reset pixels have better sensitivity (as in RD50-MPW2)

# Current plans to improve sensor design

- To improve pixel  $I_{LEAK}$ , while keeping a high  $V_{BD}$ 
  - Prevent channel below STI & achieve isolation between n-type layers
  - Adding a low or moderate-doped and shallow p-type layer beneath the STI
    - Running TCAD simulations to understand dose, depth, and spacing
    - In conversations with the foundry
- To improve rings  $I_{LEAK}$



# Conclusion and outlook

- UKRI-MPW0 is a proof-of-concept, backside biased only HV-CMOS pixel chip
- After  $1e16 n_{eq}/cm^2$  neutron irradiation
  - $V_{BD} > 700 V$
  - Depletion depth  $> 50 \mu m$
- We are doing studies to improve the sensor leakage current
- Unfortunately we don't have conclusive results yet on the what type of backside processing works better
- We have evaluated the matrix of active pixels before irradiation, and we'll measure irradiated samples next