



EUDRB card: status report

Reported here:

- a) A "MIMO*2" version of the EUDRB (A. Cotta Ramusino) featuring:
 - JTAG configuration of the MIMO*2
 - FPGA design specific for MIMO*2 timing and data structure
 - Optimized VME interface with improved MBLT bandwidth
 - Larger set of diagnostic routines running on the NIOS-II on-board processor to implement the "Development" operating mode on the unit delivered today to the University of Geneva's DPNC
- b) A "MIMOSA V" version of the EUDRB (D. Spazian) featuring:
 - USB 2.0 interface
 - FPGA design specific for MIMOSA V timing and data structure
 - LabView based test setup




MIMO*2 - EUDRB card: works in progress

Features of the "MIMO*2" - EUDRB delivered to Univ. Geneve - DPNC:

- JTAG configuration of the MIMO*2: the 'C++' library designed by Gilles
 Claus of IRES-LEPSI, Strasbourg has been turned into a set of 'C' routines
 executed by the NIOS-II to configure the MIMO*2 chip via the dedicated RJ45
 connector on the EUDRB-DCD
- <u>FPGA design specific for MIMO*2 timing and data structure</u>: this FPGA design takes into account the dummy pixels and the MIMO*2 reset timing. In the current "development" stage, the FPGA acquires data in Non Zero Suppressed mode when receiving a "software" trigger but produces a "Zero Suppressed mode" output packet to exploit the on-board output FIFO and the MBLT-mode operation of the VME interface.
- Optimized VME interface with improved MBLT bandwidth: a set of new entries for the MIMO*2 configuration and the "software" trigger generation has been added to the board's VME address space. The board response time to the MBLT accesses has been improved:
 - a single transfer in an MBLT block now completes in ~190ns (~42MB/s peak BW) of which about 90ns are due to the EUDRB and 100ns to the MVME6100 CPU
- Larger set of diagnostic routines running on the NIOS-II on-board processor: the board can be operated from VME or even from the NIOS II UART. In the present "development" stage the NIOS-II acknowledges VME commands and writes diagnostic messages to its UART output port to help in the system-level debugging



MIMO*2 - EUDRB card: Optimized VME interface with improved MBLT bandwidth



Detail of the MBLT block read.

L.Chiarelli, A.Cotta R., Jan 19 2007

The cycle time between two successive transfers is 187ns (-> 42 MB/s peak transfer rate, compared to the maximum theoretical rate of 80MB/s claimed by the standard). This time is made up of

- ·(a) Delay from nDSO, nDS1 active to nDTACK active: about 60ns. It is determined by the EUDRB.
- ·(b) Delay from nDTACK active to nDSO,nDS1 unactive : about 50ns. It is determined by the VME CPU
- ·(c) Delay from nDS0,nDS1 unactive to nDTACK unactive : about 30ns. It is determined by the EUDRB.
- ·(d) Delay from nDTACK active to nDS0,nDS1 unactive : about 50ns. It is determined by the VME CPU



MIMO*2 - EUDRB card: diagnostic routines running on the NIOS-II on-board processor

```
log eudrb7.txt - Blocco note
File Modifica Formato Visualizza ?
                EUDRB Board Diagnostics
 ---- ver 3.0 23/01/2007 INFÑ-FE - Angelo Cotta Ramusino ----
 Main Menu
       a: UART Menu
           QSRAMS Init Menu
           Diagnostic Menu
      d: Set "AB_SRAM_Banks_Selected": FIFO loaded from A&B SRAMs for inputs A&B
e: Clr "AB_SRAM_Banks_Selected": FIFO loaded from C&D SRAMs for inputs A&B
           MIMOSTAR CONFIG Menu
            NIOS-II to VME communication Menu
       q: Exit
Select Choice (a-g): [Followed by <enter>] c
                EUDRB Board Diagnostics
  --- ver 3.0 23/01/2007 INFN-FE - Angelo Cotta Ramusino ----
 Basic Diagnostic Functions Menu
       a: Set the uCIsMasterOfSRAM flag
           Clear the uCIsMasterOfSRAM flag
           Write (24 bit significant) dată into a Lower Order QSRAM
           write (24 bit significant) data into a Higher Order QSRAM
Read (24 bit significant) data from a Lower Order QSRAM
          Read (24 bit significant) data from a Higher Order QSRAM
Change the "ZeroSuppress dwode" flag setting
change the "Disable pixel SRAM update" flag setting
           Generate a Fake Trigger Event
Quick Memory Check for all Lower Order QSRAM
Quick Hamory Check for all Higher Order QSRAM
            Write Fake Event To the Output FIFO
            Start the Zero Suppress Machine
            Read back (destructively) the Fake Event from the Output FIFO
            Reset the MS2Trigger Processing Units
           Transfer NZS data from SRAMs to Output FIFO
Select Choice (a-p): [Followed by <enter>] i
Enter: TriggerNumber(hex)-16bit significant: 444
```

Room Lights were ON!!!

```
log_eudrb7.txt - Blocco note
File Modifica Formato Visualizza ?
         Reset the MS2Trigger Processing Units
     p: Transfer NZS data from SRAMs to Output FIFO
     q: Exit
Select Choice (a-p): [Fo/llowed by <enter>] nn
HEADER(hex): 48770300 0
TRAILER(hex): 54770300 8000
Subframe0
     -370
                  2047
                         2047
                               2047
                                     2047
                                            2047
                                                  2047
                                                         2047
                                                               2047
              33
     -370
              34
                   2047
                         2047
                               2047
                                      2047
                                            2047
                                                  2047
                                                         2047
                                                               2047
              32
     -370
                   2047
                         2047
                               2047
                                     2047
                                            2047
                                                  2047
                                                         2047
                                                               2047
                               2047
                                            2047
      -372
              34
                   2047
                         2047
                                      2047
                                                  2047
                                                         2047
                                                               2041
              34
                  2047
                         2047
                               2016
                                            2047
                                                         2047
                                                               2047
     -371
                                     2047
                                                  2047
              35
      -372
                   2047
                         2047
                               2047
                                     2047
                                            1948
                                                  2047
                                                         2047
                                                               2047
      -370
                   2047
                         2047
                               2047
                                     2047
                                            1984
                                                  2047
                                                         2047
                                                               2047
      -370
              34
                   2047
                         2047
                               2047
                                     2047
                                            2047
                                                  1984
                                                        1945
      -371
              35
                   2047
                         2047
                               2047
                                     2047
                                            2047
                                                  2047
                                                         2047
              35
                  2046
                               2047
                                            2047
                                                  1721
                                                               2047
 9:
     -370
                        2047
                                     2047
                                                        2047
10:
     -373
              33
                  2047
                         2047
                               2047
                                     2047
                                            2047
                                                         2002
     -371
              34
                  2047
                        2047
                               2047
                                     2032
                                            2047
                                                  2047
                                                        2030
11:
              34
12:
     -371
                  2047
                        1805
                               2047
                                     2047
                                            2047
                                                        2047
     -371
              34
                  2047
                        2047
                               2047
                                     2047
                                            2047
                                                  2030
                                                        2047
13:
     -373
              37
                  2047
                        2047
                               2047
                                     2047
                                            2006
                                                  2047
14:
     -372
              38
                  2047
                        2047
                               2047
                                            2043
                                                  1827
                                                        2047
15:
                                     2047
              37
37
16:
     -370
                  2047
                        2047
                               2047
                                     2047
                                            2047
                                                  2047
17:
     -371
                  2047
                        2047
                               2047
                                     2047
                                            1956
                                                  2047
18:
     -371
              35
                  2047
                               1948
                                            2016
19: -371
              37
                  2047
                         2047
                               2043
                                     2047
                                            2047
                                                  2047
                                                         2030
                                                               2047
20: -371
                  2047
                        2047
                               2047
                                     2047
                                            1917
                                                  1904
                                                         2047
```



MIMO*2 - EUDRB card: example sequence of commands written via VME

EXAMPLE VME COMMANDS:

```
1) preparing for the trigger
sh-2.05a# ./test -w0x30000000 -a1 -d0x20 -n1
address = 30000000
```

addressspace = 1

sh-2.05a#

2) trigger !!!

sh-2.05a# ./test -w0x30000010 -a1 -d0xa0000000 -n1

address = 30000010

addressspace = 1

sh-2.05a#

3) Check OUTFIFO Not Empty (bit 1 of the EUDRB Ctrl/Status register)

sh-2.05a# ./test -r0x30000000 -a1 -n1

address = 30000000

addressspace = 1

DATA=27

sh-2.05a#

4) Readout in MBLT mode !!!

sh-2.05a# ./test -r0x30400000 -a3 -m131120 > pippo2301_16.31.txt

sh-2 95aii

5) cleanup !!!

sh-2.05a# ./test -w0x30000010 -a1 -d0xc00000000 -n1

address = 30000010

addressspace = 1

"test" is a function based on the library written by L. Chiarelli (Univ. Ferrara) for the MVME6100

pippo2201_16.20.txt - Blocco note

File Modifica Formato Visualizza 2

48770300 0 aab00000 82080000 c68000 038 82280038 d8300039 82180039 d690 9080071 a3100072 e9e80072 7c600073 l 821800aa dab000ab 823800ab c74000ac

14e800e3 d9000e4 8b0800e4 bae000e5 f3800ff ab100100 81e80100 c6700101

82280138 cc600139 82280139 9b70013a

3 f0c03e44 83e44 77b03e45 83e45 f7103e4 3e88 83e88 a6e03e89 83e89 b6303e8a 83e8 83ecc d0d03ecd 83ecd 3ab03ece 83ece 51a 83eff ab103f00 83f00 c6903f01 83f01 9ac c6a03f44 83f44 c0803f45 83f45 dc903f46 8 83f88 c0f03f89 83f89 bbe03f8a 83f8a b cc 20503fed 83fcd 48b03fce 83fce 71103f

83fff 54770300 8000 0 0 0 0 0 0 0

TRAILER

!!! MESSAGES APPEARING AT THE NIOS-II SERIAL OUTPUT!!!:

EdgeCap USBVME CTRL IN = 16385

Serving USBVME_CMD. Command received: c0000000

VME CMD

Returning from ClearTrigProcUnits



MIMOSA V - EUDRB card: works in progress

The debugging of the MIMOSA V FPGA design goes on:

- <u>USB 2.0 interface</u>: reliable link established from PC (LabView) to FPGA for passing the MIMOSA V configuration parameters, timing unit configuration parameters and "software" triggers
- FPGA design specific for MIMOSA V timing and data structure
 - the timing unit controlling the acquisition of the AD samples into the SRAMs is operating reliably at up to 20MHz: the operation of this internal logic blocks in Non Zero Suppressed mode has been fully debugged, thanks to the use of the "Signal Tap" tool from ALTERA which allows the "spying" of the internal activity of the FPGA.
 - Some corruption of the data received by the PC on the USB link still present. More investigation is needed on the system to exclude an hardware problem with the USB
 - Full simulation of the FPGA design for the operation in Zero Suppressed mode has been completed and it is soon to start the debugging with the "Signal Tap" tool



EUDRB card: status report

Next Milestones:

MIMO*2-EUDRB (A. Cotta R.):

- confirm that what appeared to be an hardware problem with the upper memory banks was really a firmware bug (all memory seems to work after the MIMO*2 specific FPGA design has been implemented) -> start the production of new boards
- · implement and test the module written by D. Spazian to interface the TLU
- implement and test the logic for the Zero Suppressed operation mode of the MIMO*2 specific FPGA design
- characterize the analog performances of the board (with help from M. Jastrzab, Univ. Crakow/Univ. Como)
- implement and test the USB2.0 interface with the specific changes needed to account for the parameters needed to configure the MIMO*2

MIMOSA V-EUDRB (D.Spazian):

- ·implement and test the module to interface the TLU
- implement and test the logic for the Zero Suppressed operation mode of the MIMOSA V specific FPGA design
- tune the analog performances of the board for the MIMOSA signal level (with help from M. Jastrzab)
- · implement and test the VME interface

System tasks (Lorenzo Chiarelli):

writing a library of functions to configure monitor and readout the EUDRBs

