


Experience with C4 flip-chip

.....from the point of view of chip design & testing and on behalf of the GBT project

- Motivation
- Implications for design & testing

Controlled Collapse Chip Connection




Ken Wyllie, CERN 1 ACES, March 10th 2011



Motivation: GBT-SERDES (prototype GBTX)

4.8 Gbit/s serial data

More details from Paulo Moreira today




Ken Wyllie, CERN 2 ACES, March 10th 2011



Motivation: GBT-SERDES (prototype GBTX)

- High speed lines: minimise inductance
- Direct powering to blocks
- Direct cooling on back-side (although coverplate is material eg Cu)
- Die size is pad-limited; extra silicon (400 I/Os in GBTX)
- Mount on BGA package



Ken Wyllie, CERN 3 ACES, March 10th 2011



Technical Information

IBM 130nm library

- C4 pad only in LM metal stack
- pad & drivers separate blocks

ELM Films C4 Pb/Sn Solder Ball FV Polyimide TV Insulator TD Metal LM Metal

IBM deposit bumps on wafers;

- more masks => extra cost
- MPWs: split between C4 & wirebond

Size/pitch = "5 on 10" IBM standard (recommended for yield) = 125/250 µm

Package vendor recommended High-Temperature Solder (97Pb3Sn) for reliability

Ken Wyllie, CERN 4 ACES, March 10th 2011



Design Implications

Floorplan at start of design


Communicate early with package/hybrid designers

- -> we iterated a few times
- -> placement of signal/power pads

Routing by hand is difficult

-> we used the CERN-VCAD 'digital design flow' (analog blocks incorporated as black-box abstracts)


Solve ALL DRCs (even if not physical!)



Ken Wyllie, CERN 5 ACES, March 10th 2011



Layout & Bumped Die




Ken Wyllie, CERN 6 ACES, March 10th 2011



Testing Results

Package designed by Endicott Interconnect
Assembly by Endicott
No cover-plate mounted

No C4 problems found on chips tested so far



Chip testing issues:

Need complex package/hybrid immediately

Package design was significant part of project cost

Chip orientation is bad for radiation testing

attenuation of 10keV X-rays in CERN facility
back-grinding needed for heavy ion tests

Ken Wyllie, CERN 7 ACES, March 10th 2011



Summary

C4 has many performance advantages

Standard industrial process

Requires careful planning: floorplan, package/hybrid

Implies extra financial cost upfront

Extra cost may be offset by savings elsewhere

Ken Wyllie, CERN 8 ACES, March 10th 2011