

# The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS




Francesco Crescioli<sup>1</sup>


<sup>1</sup>University of Pisa - INFN Pisa - francesco.crescioli@pi.infn.it

on behalf of the FTK Collaboration


## Proposed FTK in Trigger System



- The FTK system receives data from ReadOut Drivers (RODs)
- ROD output is duplicated by a dual output board
- Tracks reconstructed by the FTK processors are written into ReadOut Buffers (ROBs) for use at the beginning of LVL2 trigger processing
- FTK operates in parallel with the silicon tracker readout following each LVL1 trigger








## Why Add a Hardware Tracker?




Event clean-up in ~25 us  
It reconstructs all tracks with  $p_T > 1$  GeV with good precision

30 minimum bias events +  $H \rightarrow ZZ \rightarrow 4\mu$





## The ATLAS Inner Detector (ID)





Example: R-phi view of Barrel region:  
ID: ~100 million channels of silicon pixel and strip (SCT) detectors and straw drift tubes

FTK uses pixel and SCT hit information to infer charged particle tracks

FTK processes 8 overlapping  $\Phi$ -regions in parallel



## FTK Functional Diagram & Architecture




Large use of FPGA GHz serial links  
One processing unit = 1 slot

Highly parallel data flow: 64  $\eta$  -  $\Phi$  towers in 8 core crates and 4-fold parallelism within each tower (for  $3 \times 10^{34}$ )

**A scalable system**

W 17 pile-up events  
8 PUs, one per  $\Phi$  sector  
Everything in a single crate



## The chip under development


Control logic in **Standard Cell**: fast development and reliability  
+  
Associative Memory bank in **Full Custom**: high density, low power, better performances  
(both in TSMC 65nm technology)

**New in this chip**  
Ternary logic

Special bits can store values 0 1 X (don't care)

Very useful in FTK:  
- Smaller banks  
- Lower roads rate

First prototype (2011): 8k patterns/chip  
Production (>2014): 80k patterns/chip  
(old chip 5k patterns/chip, 6 bus instead of 8, no don't care, 100 mm<sup>2</sup> vs 12 mm<sup>2</sup>)



High density:  
- 8x 12 bit (binary) + 3 bit (ternary)  
- majority logic  
- readout tree  
-550 x 1.8  $\mu$ m

Low power:  
- Current race scheme  
- Selective precharge  
50% less power