


# ATLAS SLHC Strip Stave Electrical Results/Plans

A. Affolder
University of Liverpool

On behalf of the ATLAS Upgrade Community

# ATLAS Phase II Tracker Upgrade



**Barrel Pixel Tracker Layers:** 

r = 3.7cm, 7.5cm, 15cm, 21cm

Short Strip (2.4 cm)  $\mu$ -strips (stereo layers): r =


r = 38cm, 50cm, 62cm


Long Strip (9.6 cm)  $\mu$ -strips (stereo layers): r = 74cm, 100cm




# Stave+Petal Programme


- •Collaboration of more than 25 institutes from 5 countries
- Designed to minimise material
  - Early electrical systems tests needed to determine which masssaving changes possible
- Requirements of automated assembly built in from the start-<u>Simplify build as much as possible!!</u>
- Minimize material in thermal management by shorting cooling path- Gluing module to a stave core with embedded pipes
- Design aims to be low cost- Minimize specialist components!















# **Electrical Test Vectors**

- Frame with plug-ins for early testing of:
  - Serial Power Control (M-shunt, W-shunt, SPI)
  - Serial Power Protection (discrete or custom ASIC)
  - DC-DC convertors
  - Multi-drop AC-coupled LVDS clock/control (BCC)
  - Shielding/Grounding





- 4 module devices for tests of:
  - System powering effects
    - DC-DC or Serial Power
  - Shielding/Grounding
  - Noise from AC-coupled MLVDS
  - DAQ development

- Simplified full length devices for specialized tests
  - Multi-drop AC coupled LVDS
  - Serial power protection







# Single Module Tests



### Stave Module Noise

- First modules were made with as thin as possible(<40 μm) glue layers between hybrid and sensor to reduce thermal paths and material
  - Saw increased noise due to coupling between hybrid shield and sensor
    - Modeled additional capacitance to hybrid in the same manner as the sensor backplane capacitance
      - o Coupling different on inner/outer columns due to difference in hybrid overlap (9mm/15mm)








# Stave Module Noise (2)

Increasing glue thickness to ~100 µm, decreases noise and All tests performed using serial powering increases uniformity with minimal to thermal performance of the control of the co **ASIC** All rests performed using senior powering (hybrids at different potentials with one DC) and one AC-coupled to sensor) DC-coupled) in 4 (Outer, DC-coupled) 560 DC Outer 50 100 150 0 1601le 94 microns Glue Thickness (Microns)




#### DC-DC Powered Module



- Pair ds were not effective against magnetic field coupling to power wire bonds results in a uniform increase across all channels
- Extra noise on Hybrid 62 is due to magnetic field contribution from both converters
  - Use of near field probe close to DCDC plug-ins confirmed this



### DC-DC Power Module (2)





# Stavelet Tests




### Stavelets

power and power control

Serial Power Protection PCBs or DC-DC Converters

**EOS Card** 



data and hybrid communication

**BCC PCBs** 

**Bus Cable** 

- Shortened Stave, built as electrical test-bed
  - Shielding,grounding, power, multi-drop LVDS
- First Stavelet serial powered with "M" shunt
  - Power Protection Board (PPB) allows each SP hybrid to be bypassed under DCS control
  - Other powering options to be tested later
- Using Basic Control Chip (BCC)
  - Generates 80MHz data clock from 40MHz BC clock
  - 160Mbit/s multiplexed data per hybrid
- Readout using HSIO board from SLAC




HSIO + interface



#### Serially Power Stavelet Noise Performance

- Used on hybrid M-shunt control circuit
- Stavelet noise now approaching single module tests
  - Roughly ~20 e⁻ higher
- Biggest noise gain after improvements to external grounding/shielding
  - External LV & HV filter stages and shielded cables
  - Plans for filtering board for clock/command/data/NTC
- Plans to extend tests with other SP plug-in controllers

#### **Custom Constant Current Source at 5A**




Still more work to go, there is some indication that additional noise may be reduced by improving HV filtering and references between the two hybrids of each module

•With current stave tapes, HV connected to sensor backplane after filtering on one of the modules




# Serial Powering Protection Test



- Hybrid bypassing works as expected
  - P=VI=100 mV\*5 A=0.5 W
  - Noise slightly lower with neighbour's bypassed

Constant Current Source at 5A, ODDS AND EVENS, Composite






#### Custom Constant Current Source








Current source is "stiffer" to ABCN25 current bump after trigger

- Programmable current source has been prototyped
- Designed for full-length stave, output up to 80V at 6A
- Includes isolated USB interface and overvoltage protection/interlock






# Serial Powering Stavelet Conclusions

- All technology needed for SP has been prototyped and shown to work (and compatible with 130 nm CMOS)
  - Remaining concerns are locations of devices and number of units in a SP chain (concerned with both common mode build-up and failures)
- Largest continuous current channeled through any one ASIC will be les than 200 mA
- Largest power dissipation in SP control/protection ASICs is less than 50 mW
- Hybrid voltage regulation will have several amps of reserve current handling
  - Have shown up to 10 A in a hybrid
  - Allows flexibility for set voltages/currents
- Minimal impact on material budget (see later slide for details)
- Last bit for ultimate noise performance still under study
  - But measured noise would yield 15:1 S/N at end of life
  - Will continue to work on noise to make sure all potential noise sources are understood



#### DC-DC Stavelet Plans





Detail of DC-DC stavelet bus tape + power tape

- Bus tape modified to accept wirebondable DC-DC converters
  - First parts available and tested, plan on mounting first module March/April
- Plan on side-by-side comparison with SP stavelet at CERN (Building 180)






# Full Length Mock-ups




### Serial Power Protection Studies

SP System Test Board



- Mimics 8 hybrids + protection + regulators
  - Mimics clock dependent current loads
  - Studies power-up issues
- Tests real-time circuits; can induce controlled "open circuits"
- Tests 1-wire bypass circuits





M-shunt board




SPi board


"Serial power protection for ATLAS silicon strip staves", D. Lynn, et al., Nucl. Instr. and Meth. A 633 (2011) 51-60




### Full-scale LVDS Test

- Need to determine "maximal" chain for clock/command using AC-coupled multi-drop LVDS
- Designed/manufactured the Buffer Controller Chip (BCC) in 250 nm IBM to allow multi-module testing in a serial power chain
  - Developed by SLAC/UCL/Cambridge/LBNL
  - Generates 80 MHz data clock and multiplexes data lines
  - Replaced in final chip set by Hybrid Controller Chip (HCC)
- Chain of 24 BCC operated as a system on the full length bus
  - Sufficient amplitudes and short enough rise time for all positions for BCC to regenerate clocks correctly










# Near Term Plans



# Discussions with Designers




Early dialogue with ASIC and sensor designers has lead to modifications to increase manufacturability, reduce mass,....


- Increasing channel count to 256 per ASIC (4 FE bond rows) and moving clock/command to side of ASIC, halves needed number of ASICs and reduces needed metal layer in hybrid by 1
  - Shrinks hybrids from 24 mm x 108 mm to 12 mm x 96 mm
  - This reduces the bare hybrid, solder, ASICs, SMDs, and epoxies by ~50%
- Wire bond pad locations and chip size/placement set to allow for direct ASIC/sensor wire bonding
  - No pitch adaptors



### Serial Power Protection ASIC

SPP 130 nm ASIC prototype (analogue control only) is in hand and will be tested shortly. Test board designed and ready for submission





Module frame to use this plug-in is in production


Prototype board suitable for both stand alone bench tests and use with module through power protection board connector.



# Bus Tape Shield Studies

As the AL shield on the bus tape is the dominant source of tape's material (~45%), studies are underway to determine how thin it can be made

- Use module mounted on frame with modified testing block to allow for a tape with a screened aggressor signal
  - Aggressor lines for single-ended and differential
  - Compare options for screen:
    - Full screen
    - No screen
    - 50% hatched screen 150/150
    - 25% hatched.
- Use HSIO to measure noise with w/o aggressor signals
- Tests starting soon
  - Block, frame, tapes and module are all available









#### Shieldless Module

- Assembled a module with one shielded and one shieldless hybrid
  - Tested in SP chain with shieldless hybrid AC-coupled
- Noise as expected with measured glue thicknesses and hybrid build
- No high noise channels seen
  - Currently following up with double trigger tests

Outer Column- 615 e-



Inner Column- 601 e-



No reduction in electrical performance seen yet for going to shieldless hybrid. Reduces hybrid copper by ~30% and hybrid circuit production costs by ~30%.




### Estimates for Material from Power

Using currently understanding, the radiation length of material needed to service power has been estimated

 Excludes extra bus tape and core material but this should be similar with both serial power and DC-DC convertors

Goal of *less than 2%* for a stave's radiation length

- Serial Power: 1 shunt per ABCN, 1 control and 1 protection ASIC per hybrid
  - Estimate 0.03% of a radiation length to stave from serial power
    - Mostly from extra needed hybrid area and AC-coupling capacitors
- DC-DC: 1 converter per module
  - Estimate 0.23% of a radiation length to stave from converters
    - 33% from SMD capacitors, 27% PCB, 20% shield, 18% custom inductor
    - Studies are underway to reduce material further





#### Conclusion

- Most mass-saving changes have gone through proof of principle testing
  - DC-DC powering shown to work with a module, serial powering for a stavelet
- In the near-term, side-by-side testing of a DC-DC and serial powered stavelet planned at CERN

Further electrical testing underway to take full advantage of the lower predicted power of the ABCn 130 nm



#### **BACKUP MATERIAL**


# Scaling up the Serial Powered System

The length of the SP chain and it's reverence connections needs careful examination under dynamic conditions as we begin to scale up from one module towards a full stave

The plot on the left shows a simulation result for a 12 hybrid SP loop when L1's are being issued (modeled as a 20% increase in digital current for all ABC chips.) The plot shows the local hybrid reference vs EOS ground. This represents one source of common mode noise in the digital signaling between the EOS and Hybrid. These simulations show a significant the potential for a growing common mode signal as the length of the SP chain is increased.


#### Simulation results

Common Mode for Hybrid to EOS Signals




#### Some Distributed Shunt Serial Powering Advantages

- Existing Technology is sufficient.
  - All aspects compatible with 130nm CMOS Technology.
- The largest continuous current channeled through any one ASIC will be less than 200mA.
- The largest power dissipation in any ASIC associated with SP control or shut down will be less than 50mW.
  - Single current shunt failures either open or shorted to Vdd hybrid are tolerable.
- Hybrid voltage regulation will have several amps of reserve current handling capability.
  - Simulation shows stable regulation up to 10A.
- No additional devices are added in the direct path of the current.
- Impact on material budget minimal. One ASIC no large caps or inductors required.
- No oscillators or RF components employed near the sensitive front end.




# Current Silicon Microstrip (5C1)

**Material** 




Old ATLAS Barrel Module
12 ASIC of 300µm thickness for double-sided module read-out
(ie just 6 read-out chips per side)



New ATLAS sLHC-Tracker Module will need to have 80 ASICs in two hybrids for each side

Current Silicon Tracker (4 barrel strip layers)

Module Material **Support Material** 



#### "The barrel modules of the ATLAS semiconductor

Table 1 tracker". Radiation lengths and weights estimated for the SCT barrel module 20.642 (71, 2006)


Component	Radiation length [%Xo]	Weight [gr]	Fraction [%]
Silicon sensors and adhesives	0.612	10.9	44
Baseboard and BeO facings	0.194	6.7	27
ASIC's and adhesives	0.063	1.0	4
Cu/Polyimide/CC hybrid	0.221	4.7	19
Surface mount components	0.076	1.6	6
Total	1.17	24.9	100

→ Need to reduce material in future design concepts so design to get rid of hybrid substrate



#### Hybrids and their features

- Hybrids are designed to come on a panel (8 per panel) first steps towards industrialisation
- Designed for machine placement and solder re-flow of passive components (capacitors, resistors, etc.)






Panel dimensions: 300mm x 200mm

Hybrid dimensions: 24mm x 107.6mm


- Hybrids + ASICs are electrically tested on panel
  - With final ASIC set (ABCnext, MCC, power), we could test all hybrids in the panel with one connection for data I/O and two for SP power chain
- Finally, substrate-less hybrids are then picked out of panel





(spec'd to 500V)

## SP Stave Architecture



(DC-DC powered stave would look similar, apart from the absence of AC coupled IO)



# Shunt Regulator Architectures


See "Serial power circuitry in the ABC-Next and FE-I4 chips" to be given this afternoon by W. Dabrowski

Each option has its merits. All now available in silicon: final choice to be based upon test results.



#### **HSIO Status**


- Wide collaboration of designer/developers (Cambridge, Freiburg, LBL, RAL, SLAC, UCL)
- HSIO DAQ system and accessory cards have been distributed to ~20 sites
- Software (SCTDAQ-based using C/C++ and root) and firmware packages are in use and well developed
- Firmware Status:
  - Decided to split versions:
    - SVN head is bleeding-edge
      - Work plan in backup slide
    - SVN branch created for user firmware
      - uses September 2010 stavelet testing firmware plus EOS IDC16 capability
  - Also, we have some new developers:
    - Samer Kilani (UCL) I2C/1-wire interface
    - Tom Barber (Freiburg) Fake event generator and histogramer



#### New features for software:

- Histogramming
- Trigger bunches
- Double triggers (for readout noise injection)
  - Requires SVN head firmware

# **G&S** Improvements





#### **ENC Differences**

Col	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
25/2 <b>ALL</b>	671	622	632	678	646	624	621	652	657	633	627	651	670	651	619	649
25/2 PART	666	620	623	665	683	627	617	633	657	622	614	637	662	638	609	641
diff	-5	-2	-9	-13	+37	+3	-4	-19	0	-11	-13	-14	-8	-13	-10	-8
3/3 <b>ALL</b>	672	623	634	678	649	627	622	652	655	633	620	643	668	646	614	642
3/3 PART	675	613	625	674	658	609	617	648	635	606	611	639	644	622	609	659
diff	+3	-10	-9	-4	+9	-18	-5	-3	-20	-27	-9	-4	-24	-24	-5	+16