



MiniCactus CMOS timing DMAPS^{*}

Sub 100 ps timing detector for future experiments

CEA/Irfu: Y. Degerli, F. Guilloux, J.P. Meyer, Ph. Schwemling
T. Hemperek (Bonn)





* Depleted Monolithic Active Pixel Sensors



MiniCACTUS Version2 of CACTUS (<https://arxiv.org/abs/2003.04102>)

Block diagram of the MiniCACTUS chip (not on scale).



Pixel Flavors :

- Pixels 3 & 7 : 1 mm x 1 mm baseline pixels
- Pixels 2, 4, 6 & 8 : 0.5 mm x 1 mm pixels
- Pixel 8 : 0.5 mm x 1 mm pixel with in-pixel AC coupling capacitor (20pF)
- Pixel 1 : 50 μm x 50 μm test pixel
- Pixel 5 : 50 μm x 150 μm test pixel

For Version 2 called MINICactus:

- Try several pixel sizes
- Different internal structure
- electronics outside pixel
- Front end optimized for 1x1mm² pixel peaking time of 1-2 ns @ 1-2pF

Exist in 4 thicknesses:


- **700 μm** → no processing
- 3 different post processing (sliming and back side metallization):
- **100 μm ; 200 μm and 300 μm**



Test Beam Setup (parasitic mode RD51):

- Period 1: October 21 for ~2 weeks
- Period 2: mid-may 22 for ~3 weeks


Muon beam some times Pions at higher intensity which are difficult to use for timing because of pileup



Data Taking



- During the 3 weeks of data taking we took about 560k events
- 3 thickness of chip have been tested:
 - ❑ 200 μ m Chip \rightarrow DUT 5 and 6
 - ❑ 300 μ m Chip \rightarrow DUT 3
 - ❑ 100 μ m Chip \rightarrow DUT 8
- Main goal of the studies:
 - Front end parameter studies
 - HV Scan
- Data were also taken with the RD51 tracking information (encoded event counter) for uniformity studies



Auto Save Enabled

Data will be saved on each trigger.

Configure Auto Save

Disable Auto Save

C1	DC50	C2	DC50	C3	DC50	C4	DC50		Tbase	-400 ns	Trigger	C3 DC
100 mV/div	50.0 mV	50.0 mV	500 mV/div						Seq: 10	100 ns	650.0 mV	
375.0 mV	-128.0 mV	-780.0 mV	30 mV ofst						10 kS	10 GS/s	Edge	Positive
10 Seg	10 Seg	10 Seg	10 Seg									

Save Recall Report Generator File Sharing Print Auto Save Email & Report Settings CLOSE

Source	File	Last Saved File	Auto Save
Waveform <input checked="" type="checkbox"/>	All Displayed E:\TB_MiniCACTUS_May2022\MiniCACTUS_chip5_20C	E:\TB_MiniCACTUS_May2022\MiniCACTUS_chip5_20C	Off
Table <input type="checkbox"/>	All Displayed E:\TB_MiniCACTUS_May2022\MiniCACTUS_chip5_20C	E:\TB_MiniCACTUS_May2022\MiniCACTUS_chip5_20C	Wrap
		23-May-2022 20:45:50	Save on each



First good RUN on pixel 8 with optimized front end parameters and 500V on the chip



RUN15

Ampout Base Line Position (mV)

Ampout Base LINE RMS




Event Selection




RUN15

Trigger on AmpOut at 650mV

MCPMT Amplitude




Fitted AmpOut (mV)





RUN15

DT MCPMT-MINI (ps)




2 possible Time Walk (TW) corrections :

- Use the amplitude of the analogue output
- Use the digital signal ToT




Digital-MCPMT vs AmpOut



TW corr.
→


Digital-MCPMT vs AmpOut






DT MCPMT-MINI (ps)

After TW correction






Digital-MCPMT vs ToT digital




Digital-MCPMT vs ToT digital





DT MCPMT-MINI (ps)


After TW correction





Pixel 8;200 μ m; Resolution versus HV

(ps)




Optimized preamp parameter
standard preamp parameter (obtained by CADENCE)
Optimized preamp parameter
Shorten pulse preamp parameter
Shorten pulse preamp parameter and 50% consumption



Pixel 8; 200 μ m & 300 μ m; Resolution versus HV

(ps)





CONCLUSIONS AND NEXT STEP


- Many thanks to RD51 collaboration
- It was a real good beam period for use which allows to test 4 chips under different conditions
- There is still some black magic for us with the MCPMT (split changes and probably HV too)
 - For the first 13 runs the MiniCactus time resolution was much worse.
 - We observed big improvement on the 23 of may without any changes from our side
- We reached 65ps time resolution with two different chips and we where able to check this result on many runs.
- The 200 μ m thickness chips give the best result in the HV range 400 to 500V
- Irradiation campaign underway at Ljubljana (Slovenia) and new test are forseen (source or Tbeam)
- Stabilise the temperature and study temperature effects on the chip
- Build a new version of MiniCactus to fix the ringing problems and add functionalities



Backup




CACTUS/MINICactus testbed







I,V Curve of MiniCactus


I-V



I-V




Sr90 Mini-CACTUS Test setup



Used for :



- First test and debug
- Calibration (see last presentation)
- parameter optimisation studies looking for relative performance improvements

The Reality in the lab







On H4 North Area
At CERN in
parasitic mode





Time ref: MCPMT (Hamamatsu R3809U-50) owned by RD51


Several passive splits changing with time...
Not so easy to follow the thing and also
changes with HV on MCPMT which impact
time resolution of our reference.




Typical events:



Run_15_Event_3




Run_15_Event_6






Pixel 7 Resolution versus HT






Pixel 8

MPV vs HT



Fitted AmpOut (mV)





MiniCACTUS V2?

Pading							
Pix 18				Pix 18			
Pix 18				Pix 18			
Pix 18 x2				Pix 18 x2			
Pix 15				Pix 15			
FE	FE	FE	FE	FE2	FE2	FE2	FE2
SC		Bias		Ana. & Dig. Buffers			
Pading							

Ideas of Yavuz

FE : Préampli + Discri de MiniCACTUS

FE2 : Préampli de MiniCACTUS + Nouveau Discri différentiel avec hystérésis

Améliorations possibles :

- Séparation des caissons DNW des buffers CMOS
- Conversion LVDS en sortie des buffers CMOS (actuellement dans le pad LVDS)
- Amélioration du DAC d'ajustement des discriuinateurs (4bits → 5bits)
- Retour aux anneaux de garde de CACTUS