







Performance evaluation of newly developed front-end ASIC for Belle II Silicon Vertex Detector upgrade

WANG Zihan 王子涵

the University of Tokyo

on behalf of the Belle II TFP-SVD project

For the 31st International Workshop on Vertex Detectors (VERTEX2022)

2022.10.24




Introduction


- SuperKEKB
 - e^+e^- collider
 - Target luminosity: 6×10³⁵ cm⁻² s⁻¹
 - 0.47×10^{35} cm⁻² s⁻¹ achieved in 2022 run
- Belle II vertex detector:
 - PXD: inner 2-layer Silicon pixel detector
 - SVD: outer 4-layer Silicon strip detector

See talk in the morning by A. Bolz and K. Kang for the current PXD and SVD! See previous talk "The vertex detector upgrade of the Belle II experiment" by Tsuboyama-san for the general status of VXD upgrade!

Thin Fine-pitch SVD (TFP-SVD) project

- Upgrade of the SVD
 - Improve momentum resolution for low momentum tracks due to smaller material budget
- Replace inner layers of the gas drift chamber (CDC) with silicon detector
 - Improve background tolerance








Prototype sensor: TFP-DSSD


- Double-sided Silicon Strip Detector (DSSD) sensor
 - Manufactured by Micron Semiconductor (UK)
- Target sensor size: 96 mm × 109 mm
 - Expect $C_{det} \approx 14 \sim 16 \text{ pF}$
- Lower thickness and Finer pitch
 - Smaller material budget
 - Better position resolution
- Smaller signal charge requires low-noise readout ASIC


Prototype DSSD sensor















Front-end ASIC: SNAP128A

- Designed by E-sys group in KEK
 - 180 nm CMOS technology by Silterra
- 128 input channels/chip
- Capability of processing both positive and negative signals
- Binary hit information readout
- 127MHz sampling frequency
- Power consumption: 330 mW/chip










Prototype front-end ASIC (SNAP128A)


SNAP128A evaluation: check points

- 1. Pulse width of shaper output < 100 ns
 - Required by the suppression signal pile-up rate to 5% @ 10 MHz/cm² hit-rate (SVD inner most layer)
- 2. Noise $< 800 e^{-}$
 - To apply a cut threshold > 5 \times noise, with min. signal charge on cluster seed strip being 4000 e^-
- 3. Verify above properties for both positive and negative signals

SNAP128A evaluation system

Evaluation system developed






- Reconstruct waveform using binary hit information
 - Necessary for pulse width, noise measurement
- Chip response at different detector capacitance

Waveform reconstruction using binary data (1)


- Waveform reconstructed by measuring the pulse height at each frame
- Average voltage and standard deviation of each frame measured by the S-curve method




Waveform reconstruction using binary data (2)

Measurement items

- Pulse width = time range @ ½ pulse height
- Gain = pulse height / input charge




Negative signal waveform




- Reconstructed waveform is consistent with oscilloscope observation and similar to simulation
- Pulse width \sim 56 ns, meets our requirement (<100 ns)
- Pulse height is about 70% of simulation but acceptable

Each data point is the mean & std. dev. of multiple channels

Noise measurement for negative signal






- 85 channels of one chip measured
- Possible sources of inconsistency between data and simulation:
 - Parasitic capacitance (~3pF) on the test board layout
 - Possible noise on DAC reference voltage

Reconstruction of positive signal

After comparator



- Saturation in Comparator
 - Smaller working range for positive signal is confirmed in simulation

Prospects of SNAP64B

- To improve the performance, next prototype SNAP64B is under development
 - Manufacturer changed to TSMC


Noise


- Relaxing shaping time to improve the noise level
- Use low noise supply for DAC reference voltage

Positive signal saturation

 Expand dynamic working range of the comparator (under development)


Next prototype will be submitted in this December!





Summary

- Achievements so far
 - Evaluation system works
 - Negative signal performance evaluated
 - Pulse width meets requirement
- Next version of SNAP will be submitted in this December
 - Noise level to be improved by enlarging pulse width
 - Saturation can be avoided by expanding working range of the comparator
- Aiming the installation of TFP-SVD during long shutdown 2 of SuperKEKB



BACK UP




Belle II vertex detector upgrade project

- Motivation of vertex detector upgrade
 - Better vertex & momentum resolution
 - Especially for K_S & low momentum tracks
 - Higher beam background tolerance
 - Eating up safety factors according to simulation
 - Increasing depletion voltage due to NIEL
 - Higher hit rate tolerance
 - Avoid possible signal pile-up at target luminosity
- Thin/fine-pitch SVD (TFP-SVD) project is an upgrade plan of SVD (Silicon strip detector)

SVD Beam background status @ target luminosity


	Expected at target luminosity*	Limits	Safety factor
Layer-3 occupancy	~3%	~3%	~1
NIEL	7×10 ¹² cm ⁻²	~ 10 ¹³ cm ⁻²	~1

^{*:} Large uncertainty due to injection background and collimator setting difference




Comparator simulation


- Software: cadence virtuoso IC617
- Simulate the behavior of each transistor in the Comparator



Schematic of Comparator "php" i Signal Binary output Threshold "NHP_DNW


Simulation of Comparator reaction






- Direct reason of saturation: no logic 0 output from comparator when shaper output is over threshold
- With offset, saturation reproduced in simulation


Mechanism of saturation and solutions



- Comparator outputs 0 when amplifier output > FET threshold
- Maximum amplifier output is too close to FET threshold:
 - Maximum amplifier output didn't reach 1.8 V
 - FET threshold is too high (0.9 V is preferred)

Mechanism of saturation and solutions





- Problems:
 - Maximum amplifier output didn't reach 1.8 V
 - FET threshold is too high (0.9 V is preferred)
 - Larger offset results in smaller amplification in the amplifier

- Solutions:
 - Raise amplification factor of the amplifier
 - Reduce the FET threshold to 0.9 V

Mechanism of signal saturation

