

# Update of Development of ECS unit for Counting Room Electronics

André Massafferri   Pablo Diniz   Herman Lima  
Fernando Sousa   **Leonardo Lessa**   Irina Nasteva

Centro Brasileiro de Pesquisas Físicas (CBPF), Rio de Janeiro, Brasil



ELECTRONICS MEETING, 9<sup>th</sup> DECEMBER 2010



# Topics

- 1 The Concept
- 2 The Design
- 3 The Development
  - The Hardware
  - CCPC Software
  - PCIe core  $\leftrightarrow$  I<sup>2</sup>C
  - NIOS & JTAG
- 4 The prototype
- 5 Conclusion and Remarks

# The concept of the project

## goal

Gen Purpose ECS unit for Config, Mon and Debug: access PVSS in control room (CR)


CR ↔ Ethernet ↔ embedded PC ↔ PCIe , I<sup>2</sup>C, JTAG, SPI ↔ board  
high speed (HS) , low speed (LS)

focus on TELL40 board

## TELL40 ECS Scenarios

dedicated Processor for TELL40

dedicated Processor for TELL40 ↔ FEE



## The concept of the project

### goal

Gen Purpose ECS unit for Config, Mon and Debug: access PVSS in control room (CR)

CR ↔ Ethernet ↔ embedded PC ↔ PCIe , I<sup>2</sup>C, JTAG, SPI ↔ board  
high speed (HS) low speed (LS)

focus on TELL40 board

### Compactness

Unique Mezzanino & exploring FPGA in low speed line


### Schedule expectation

Prototype → Final HW & SW → Validation 2011-12

Mass Production → Installation (?)/16

# The Design


- CCPC with 2 PCIe lanes:  
1Gbs LAN + Switch
- Switch drives:
  - 10 PCIe lines to TELL40  
HS block transfer
  - 1 PCIe lane to FPGA  
translation to LS protocols
- 10 outputs I<sup>2</sup>C
- 10 outputs JTAG no chain
- 2 outputs SPI



## The Design: main components

- 1 The embedded PC: **SMA 200 digital logic**  
SmartCore Atom Z530, 1GB, DDR2 RAM  
1.1 GHz, connector and heatspreader  
**PCIe 1.0**: 2 lanes x1 (2.5Gbs)
- 2 The FPGA → **LS** line: **Cyclone IV GX**  
EP4CGX22: 22k LEs, 150 I/Os, 4 transceivers  
or (to be studied) EP4CGX15: 14.4k LEs, 72 I/Os, 2 transceivers
- 3 The PCIe Switch → low latency, 1+10 ports: **PEX 8614**
- 4 The Ethernet: **Mini-PCIe Form Factor (Intel 82574L)**  
(at least for 1<sup>0</sup> prototype)

# The ReDesign: HW & SW diagram



## The Hardware


- **CBPF Setup** → SMA200 & Arria II kits
- **CERN Setup** → SMA200 (thanks Beat & Niko) & Cyclone IV (thanks Guido) kits
- **next year** ECS-CBPF proto ◁ – ▷ Validation board (test protocol + guideline for Collaboration concerning implementation of PCIe physical lines)



## The CCPC Software: driver

### The previous driver release:


- 1 Probe and identify the device on PCI Bus
- 2 Allocate resources on PCI device for use in other drivers
- 3 Provide access for UserApp directly to PCIe device



# The CCPC Software: driver

## The **new driver** (phylosofy useful to SOPC builder)


- 1 The UserApp cannot access the PCI regs directly
- 2 Each controller have your own driver and the UserApp access from it



# The CCPC Software: driver

## The **new driver** (phylosofy useful to SOPC builder)

- 1 The UserApp cannot access the PCI regs directly
- 2 Each controller have your own driver and the UserApp access from it
- 3 PCIe Device Driver: inherited from first release and included an interrupt handler → **working on it**
- 4 Multi-Function Device Driver: Kernel Driver for devices with > 1 function; responsible for distribute the resources
- 5 I2C Ocores Driver: Abstract the control of the i2c controller → **need to integrate with interrupt handler**
- 6 JTAG and SPI Driver: soon



## PCIe core ↔ I<sup>2</sup>C

### PCIe core: **SOPC builder**

- 1 fully featured PCI Express block component → only native endpoint
- 2 PCI Express Avalon-MM Bridge: translate messages across the busses, a built-in PCI Express Protocol Stack (Completer/Requester) and Interrupt controller

## PCIe core ↔ I<sup>2</sup>C

### PCIe core: **SOPC builder**

- 1 fully featured PCI Express block component → only native endpoint
- 2 PCI Express Avalon-MM Bridge: translate messages across the busses, a built-in PCI Express Protocol Stack (Completer/Requester) and Interrupt controller

### I<sup>2</sup>C OpenCore Controller

- 1 Compatible with Philips I<sup>2</sup>C Standard
- 2 SW programmable clock frequency
- 3 Normal / Fast and High Speed Operation mode
- 4 Supports 7 and 10 bits addr mode
- 5 Adapted to use with Avalon-MM as slave
- 6 More than one controller can be used on system

## PCIe core ↔ I<sup>2</sup>C

### PCIe core: **SOPC builder**

- 1 fully featured PCI Express block component → only native endpoint
- 2 PCI Express Avalon-MM Bridge: translate messages across the busses, a built-in PCI Express Protocol Stack (Completer/Requester) and Interrupt controller


### I<sup>2</sup>C OpenCore Controller

- 1 Compatible with Philips I<sup>2</sup>C Standard
- 2 SW programmable clock frequency
- 3 Normal / Fast and High Speed Operation mode
- 4 Supports 7 and 10 bits addr mode
- 5 Adapted to use with Avalon-MM as slave
- 6 More than one controller can be used on system

**As soon as the interruption issue at driver level is finalized**  
(few weeks) the **I<sup>2</sup>C CHAIN will be ready** for validation

## NIOS & JTAG

- NIOS will be used to hold LS protocols but I<sup>2</sup>C
- We have finished an **interface to Test NIOS performance**
  - **SPI** of ECS is done
  - **I<sup>2</sup>C** is done, for test purpose



- **JTAG SOLUTIONS** { C code Player NIOS: **Compiled** → ready for testing  
comercial IC on NIOS output: just start  
JTAG code running in SMA200: under investigation


# The Geometry

- **Geometry:** The Collaboration has defined the utilization of **2 slots for TELL40** space limitation & air flux is not a concern for our mezzanino (remind the additional cards: SMA200 with heatspreader, Ethernet)



## The Schematic


The Electrical schema is updated @ALTIUM → HS line



Next step: Waiting the definition of Cyclone family to final PCB design & mount

## The Validation board

- **Validation Board:** First approach → Test all 10 lines of JTAG (Load and Boundary Scan Test), I<sup>2</sup>C and PCIe as well as the High Speed connectivity. Read (Temperature sensor) and Write (LED frequencies) Phases, to be applied to I<sup>2</sup>C and PCIe↔I<sup>2</sup>C lines ... (thousand ideas: Read-Write on Memory, ... need to think on MUX/switch to drive the lines



## Conclusion and Remarks

We have redefined  $\left\{ \begin{array}{l} \text{HS} \rightarrow 10 \text{ PCIe lines} \\ \text{LS} \rightarrow 1 \text{ PCIe} \rightarrow 10 * [ \text{I}^2\text{C} + \text{JTAG} ] + 2 * \text{SPI} \end{array} \right.$

- **THE SETUPS:**

- new CERN Setup ready

- start design the Validation board

## Conclusion and Remarks

We have redefined  $\left\{ \begin{array}{l} \text{HS} \rightarrow 10 \text{ PCIe lines} \\ \text{LS} \rightarrow 1 \text{ PCIe} \rightarrow 10 * [ \text{I}^2\text{C} + \text{JTAG} ] + 2 * \text{SPI} \end{array} \right.$

- **THE SETUPS:**

- new CERN Setup ready

- start design the Validation board

- **THE PCIe FPGA CORE & LOW LEVEL DRIVER:**

- First Version of the PCIe using Memory Mapped in SOPC is ready

- Second Version of the SCL driver using Memory Mapped under

- construction

- new phylosophy need to be validated and require some tricky treatment of interruptions

## Conclusion and Remarks

We have redefined  $\left\{ \begin{array}{l} \text{HS} \rightarrow 10 \text{ PCIe lines} \\ \text{LS} \rightarrow 1 \text{ PCIe} \rightarrow 10 * [ \text{I}^2\text{C} + \text{JTAG} ] + 2 * \text{SPI} \end{array} \right.$

- **THE OUTPUT COMMUNICATION:**

- **SPI** is ready in NIOS

- **I<sup>2</sup>C** is ready outside (main solution) and inside (for test purpose) NIOS

- **JTAG**: three solutions are under investigation → C code player running NIOS (under test), running in SMA200 and the usage of a commercial device

## Conclusion and Remarks

We have redefined  $\left\{ \begin{array}{l} \text{HS} \rightarrow 10 \text{ PCIe lines} \\ \text{LS} \rightarrow 1 \text{ PCIe} \rightarrow 10 * [ \text{I}^2\text{C} + \text{JTAG} ] + 2 * \text{SPI} \end{array} \right.$

- **THE OUTPUT COMMUNICATION:**

- SPI is ready in NIOS

- I<sup>2</sup>C is ready outside (main solution) and inside (for test purpose) NIOS

- JTAG: three solutions are under investigation → C code player running NIOS (under test), running in SMA200 and the usage of a commercial device

- **THE PROTO PCB:**

- The schematic of HS Line was updated

- As soon as we define the final archi → the FPGA family decision → schematic of LS Line

## Conclusion and Remarks

We have redefined  $\left\{ \begin{array}{l} \text{HS} \rightarrow 10 \text{ PCIe lines} \\ \text{LS} \rightarrow 1 \text{ PCIe} \rightarrow 10 * [ \text{I}^2\text{C} + \text{JTAG} ] + 2 * \text{SPI} \end{array} \right.$

- **THE SCHEDULE:**

We are working parallelly ... investigating different solutions

The prototype will be ready first half of 2011