

Waveform Digitizing

Stefan Ritt, Paul Scherrer Institute, Switzerland IEEE NPSS Workshop on Applicatioins of Radiation Instrumentation Nov. 25th, 2022, Dakar, Senegal

2 Principles of Detection of Ionizing Radiation

- 1. Detectors convert property to be measured directly into electrical signal \rightarrow position, time
- 2. Indirect via light generation in scintillator \rightarrow energy, time



Modern Digital Oscilloscopes



Analog-to-Digital Conversion

ADCs & More

Digitization: Peak-sensing ADC



Digitization: Charge integration



Digitization: Waveform sampling

Sample waveform at discrete points (sampling rate) and extract features in digital world



ADC Type	Resolution (bits)	Conversion rate
Dual Slope	12-20	100 sample/s
Successive approximation	8-18	10 Msample/s
Flash	4-12	10 Gsample/s
Pipeline	8-16	1 Gsample/s
Delta-sigma	8-32	1 Msample/s

Digitization: Flash ADC 1-bit and 2-bit



Digitization: Flash ADC n-bit

- Flash ADC very fast
- Requires 2ⁿ comparators
- Typically <=8 bit resolution</p>



Digitization: Successive approximation ADC







Digitization: Pipeline ADC

- Combine several flash ADCs with successive approximation logic
- Only requires 4-Bit flash ADC
- Can convert one sample in each clock cycle
- Has a latency depending on the number of pipeline stages
- Most common technology for fast ADCs b)







ADC Datasheets

ANALOG DEVICES

FEATURES

Single 3 V Supply Operation (2.7 V to 3.6 V) SNR = 70 dBc to Nyquist at 65 MSPS SFDR = 85 dBc to Nyouist at 65 MSPS Low Power: 300 mW at 65 MSPS Differential Input with 500 MHz Bandwidth **On-Chip Reference and SHA** DNL = ±0.4 LSB Flexible Analog Input: 1 V p-p to 2 V p-p Range Offset Binary or Twos Complement Data Format **Clock Duty Cycle Stabilizer**

APPLICATIONS Ultrasound Equipment IF Sampling in Communications Receivers: IS-95, CDMA-One, IMT-2000 **Battery-Powered Instruments** Hand-Held Scopemeters

Low Cost Digital Oscilloscopes

PRODUCT DESCRIPTION

The AD9235 is a family of monolithic, single 3 V supply, 12-bit, 20/40/65 MSPS analog-to-digital converters. This family features a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9235 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 20/40/65 MSPS data rates and guarantee no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9235 is suitable for applications in communications, imaging, and medical ultrasound.

A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in straight binary or twos complement formats. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

Fabricated on an advanced CMOS process, the AD9235 is available in a 28-lead thin shrink small outline package (TSSOP) and a 32-lead chip scale package (LFCSP) and is specified over the industrial temperature range (-40°C to +85°C).

REV. B

Information furnished by Analog Devices is believed to be accurate and intormation turnaned by Analog Devices is believed to be accorate and estable. However, no responsibility as assumed by Analog Devices for its use, norfor any infiningements of patients or other rights of third parties that may result threm its use. No licence is granted by implication or otherwise under any patient or patient rights of Analog Devices. Trademarks and registated trademarks are the property of their respective companies.



12-Bit, 20/40/65 MSPS

3 V A/D Converter

PRODUCT HIGHLIGHTS

- 1. The AD9235 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
- 2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW. 3. The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
- 4. The AD9235 pinout is similar to the AD9214-65, a 10-bit. 65 MSPS ADC. This allows a simplified upgrade path from 10 bits to 12 bits for 65 MSPS systems.
- 5. The clock DCS maintains overall ADC performance over a wide range of clock pulsewidths.
- 6. The OTR output bit indicates when the signal is beyond the selected input range.

One Technology Way, P.O. Box 9106, Norwood, MA 62062-9106, U.S.A. Tel: 781/229-4700 www.analog.com Fax: 781/325-9703 © 2003 Analog Devices, Inc. All rights reserved.

AD9235-SPECIFICATIONS

DC SPECIFICATIONS (AV00 = 3 Y, DRV00 = 2.5 Y, Maximum Sample Rate, 2 Y p-p Differential Input, 1.0 V Internal reference, Twy to Twy, unless otherwise noted.)

		Test	AD9235BRU-20		AD9235BRU-40		AD9235BRU/BCP-65					
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION	Pull	VI	12			12			12			Bits
ACCURACY No Missing Codes Guaranteed	Full	vi	12			12			12			Bits
Offset Error Gain Error ¹ Differential Nonlinearity (DNL) ²	Pull Full 25°C	VI VI IV		±0.30 ±0.30 ±0.35 +0.35	±1.20 ±2.40 ±0.65		±0.50 ±0.50 ±0.35 +0.35	±1.20 ±2.50 ±0.75		±0.50 ±0.50 ±0.40 ±0.35	±1.20 ±2.60 ±0.80	% FSR % FSR LSB LSB
Integral Nonlinearity (INL) ²	Full 25°C	IV I		±0.45 ±0.40	±0.80		±0.50 ±0.40	±0.90		±0.70 ±0.45	±1.30	LSB
TEMPERATURE DRIFT Offset Error Gain Error ¹	Full Full	v		±2 ±12			±2 ±12			±3 ±12		ppm/°C ppm/°C
INTERNAL VOLTAGE REFERENCE Output Voltage Error (1 V Mode) Load Regulation @ 1.0 mA Output Voltage Error (0.5 V Mode)	Full Full Full	VI V V		±5 0.8 ±2.5	±35		±5 0.8 ±2.5	±35		±5 0.8 ±2.5	±35	mV mV mV
INPUT REFERRED NOISE VREF = 0.5 V	25°C	v		0.1			0.1			0.1		LSB rm
VREF = 1.0 V	25°C	v		0.27			0.27			0.27		LSB rm
ANALOG INPUT Input Span, VREF = 0.5 V Input Span, VREF = 1.0 V Input Capacitance ³	Full Full Full	IV IV V		1 2 7			1 2 7			1 2 7		Vp-p Vp-p pF
REFERENCE INPUT RESISTANCE	Fell	v		7			7			7		kΩ
POWER SUPPLIES Supply Voltages AVDD DRVDD	Pull Full	IV IV	2.7	3.0 3.0	3.6 3.6	2.7	3.0 3.0	3.6 3.6	2.7	3.0 3.0	3.6 3.6	v
Supply Current IAVDD ² IDRVDD ² PSRR	Full Full Full	v v v		30 2 ±0.01			55 5 ±0.01			100 7 ±0.01		mA mA % FSR
POWER CONSUMPTION DC Input ⁴ Sine Wave Input ² Standby Power ⁵	Full Full Full	v vi v		90 95 1.0	110		165 180 1.0	205		300 320 1.0	350	nW nW

¹/Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.0 V external reference).
¹/Measured at maximum clock rate, f_{C0} = 2.4 MHz, full-scale size wave, with approximately 5 pF loading on each output bit.

Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 2 for the equivalent analog input structure.

-2-

⁶Measured with dc input at maximum clock rate. ⁵Standby power is measured with a dc input, the CLK pin inactive (i.e., set to AVDD or AGND).

Specifications subject to change without notice.

REV. B

Nyquist-Shannon Sampling Theorem



Only signals with frequencies below half the sampling frequency can be perfectly sampled.

Then the original signal can be recovered from the discrete sampling points.

Umits of recentors digitizing.

All off a cool as Plance 7. As Plances. Lectures of the stand conice to a Patient of the standard of the standard stand standard stand standard stand standar



Limits of waveform digitizing

- Aliasing occurs if f_{signal} > 0.5 * f_{sampling}
- Features of the signal can be lost ("pile-up")
- Precise time measurement and good energy resolution need very fast high resolution ADCs



What are the fastest detectors?

- Micro-Channel-Plates (MCP)
 - Photomultipliers with thousands of tiny channels (3-10 μm)
 - Typical gain of 10,000 per plate
 - Very fast rise time down to 70 ps
- 70 ps rise time \rightarrow **4-5 GHz BW** \rightarrow **10 GSPS**
- SiPMs (Silicon PMTs) are also getting < 100 ps



J. Milnes, J. Howoth, Photek





Can it be done with FADCs?

- 8 bits 3 GS/s 1.9 W \rightarrow 24 Gbits/s
- 10 bits 3 GS/s 3.6 W \rightarrow 30 Gbits/s
- 12 bits 3.6 GS/s 3.9 W \rightarrow 43.2 Gbits/s
- 14 bits 0.4 GS/s 2.5 W \rightarrow 5.6 Gbits/s



V1761: 2 Channels, 4 GS/s, 10 bits



- Costs: 1-10 k\$ / channel
- What about 1000+ channels?

Digitization: Application Specific Integrated Circuit (ASIC) for Waveform Sampling: Switched Capacity Arrays (SCA)



Time Stretch Ratio (TSR)



Typical values: $\delta t_s = 0.5 \text{ ns} (2 \text{ GSPS})$ $\delta t_d = 30 \text{ ns} (33 \text{ MHz})$ \rightarrow TSR = 60



 dt_d

Triggered Operation



Technique only works for "events" and "triggers"

How to measure timing best?





21

How is timing resolution affected



How is timing resolution affected?

$$\Delta t = \frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3f_s \cdot f_{3dB}}}$$

U	ΔU	f_{s}	f _{3db}	Δt
100 mV	1 mV	2 GSPS	300 MHz	~10 ps
1 V	1 mV	2 GSPS	300 MHz	1 ps
1 V	1 mV	10 GSPS	3 GHz	0.1 ps

today:

optimized SNR:

next generation:

- high frequency noise
 - quantization noise

First Switched Capacitor Arrays

DEVELOPMENT OF A SWITCHED CAPACITOR BASED MULTI-CHANNEL TRANSIENT WAVEFORM RECORDING INTEGRATED CIRCUIT

Stuart A. Kleinfelder

Lawrence Berkeley Laboratory Berkeley, California 94720



IEEE Transactions on Nuclear Science, Vol. 35, No. 1, Feb. 1988

50 MSPS in 3.5 μm CMOS process

Switched Capacitor Arrays for Particle Physics





- 0.25 µm TSMC
- Many chips for different projects (Belle, Anita, IceCube ...)

www.phys.hawaii.edu/~idlab/



- 0.35 μm AMS
- T2K TPC, Antares, Hess2, CTA

matacq.free.fr



H. Frisch et al., Univ. Chicago

- PSEC1 PSEC4
- 0.13 µm IBM
- Large Area Picosecond Photo-Detectors Project (LAPPD)

psec.uchicago.edu

DRS4 Chip

- Developed at PSI in 2008 together with R. Dinapoli
- 5 Gsamples/s, 12 bits resolution, 8+1 channels, 17.5 mW/channel
- Time measurements down to 10 ps



DRS4 Chip







Pulse shape discrimination



Events found and correctly processed **2 years** (!) after the data has been taken











Conclusions

- SCA technology offers tremendous opportunities
- Several chips and boards are on the market for evaluation
- New series of chips on the horizon might change frontend electronics significantly









