PolKA and SR to support global distributed data-intensive science workflows

<u>Magnos Martinello</u>², Cristina Klippel Dominicini¹, Rafael S. Guimarães¹, Everson Borges², Moises R. N. Ribeiro², Rodolfo Villaça², Diego Mafioletti¹, Ana Locateli², Edgard Cunha², and Isis Oliveira¹

¹Federal Institute of Espírito Santo, ²Federal University of Espírito Santo **Contact:** magnos.martinello@ufes.br






Location of the Institutions

Espírito Santo, Brazil



 IFES: Federal Institute of Espírito Santo



UFES: Federal University of Espírito Santo




LabNERDS: Software Defined Networks Research Group

Mission: Innovate in networking systems

Areas: SDN, NFV, autonomous networks, ...







Agenda


- Motivation
- Proposal
- Design
- Deployment and experiments in P4 testbeds
- Conclusions and future works

Scientific Applications:

- High-speed WAN networks
- Transfer massive data & Large number of flows

• Requirements:

- E2E reliability and performance
- Multiple domains



Scientific Applications:

- High-speed WAN networks
- Massive data transfer & Large number of flows
- E2E reliability
- Multiple domains

Table-based forwarding bottlenecks:

- \circ Set of shortest paths \rightarrow Traffic Engineering
- Large number of states → Scalability
- Latency for path configuration → Agility



Scientific Applications:

- High-speed WAN networks
- Massive data transfer & Large number of flows
- E2E reliability
- Multiple domains

Table-based forwarding bottlenecks:

- Set of shortest paths → Traffic Engineering
- Large number of states → Scalability
- Latency for path configuration → Agility

Subutilization

Ossification

Endpoints with no control over paths

Bad Congestion

Detection/Avoidance



- **Scientific Applications:**
 - High-speed WAN networks
 - Massive data transfer & Large number of flows 0
 - E2E reliability 0
 - Multiple domains
- **Table-based forwarding bottlenecks:**
 - Set of shortest paths → Traffic Engineering
 - Large number of states → Scalability
 - Latency for path configuration \rightarrow Agility
- Alternative: Source Routing (SR)
 - A source specifies a path and adds a route label to the packet header.

Subutilization

Ossification


No endpoint control over paths

Bad Congestion

Detection/Avoidance

Source Routing (SR)

- Traditional way: List-based SR (LSR)
 - Path: a list of ports or addresses.
 - Each node performs a pop.
- Most remarkable protocol: <u>SEGMENT ROUTING</u>



Source Routing (SR)

- Traditional way: List-based SR (LSR)
 - Path: a list of ports or addresses.
 - Each node performs a pop.
- Most remarkable protocol: **SEGMENT ROUTING**
- **Limitations:**
 - Expensive equipment & proprietary implementations
 - Still depends on tables in the core nodes (MPLS)
 - Variable-length of headers (and big headers for both SRV4 and SRv6)
 - Limited maximum hops
 - No multicast*https://www.ciscolive.com/c/dam/r/ciscolive/emea/docs/2019/pdf/BRKIPM-2249.pdf

Edge 1,1,3

S4

S3

Agenda

- Motivation
- **Proposal**
- Design
- Deployment and experiments in P4 testbeds
- Conclusions and future works

Prototype

PolKA Proposal

A Source Routing approach that meets all the requirements:

open source/interoperable

no tables in the core

fixed length header implementable in prog. switches

Ethernet encapsulation

policy-based tunneling

topology agnostic multipath routing

PolKA Proposal

A Source Routing approach that meets all the requirements:

open source/ interoperable no tables in the core

fixed length header

implementable in prog. switches

Ethernet encapsulation

policy-based tunneling

topology agnostic multipath routing

- PolKA: Polynomial Key-based Architecture for Source Routing
 - Polynomial Residue Number System (RNS) (Shoup, 2008)
 - Chinese Remainder Theorem (CRT)
 - Packet forwarding based on an arithmetic operation: remainder of division

Ok... Why should I use PolKA?

One good reason...

... It is easy to setup paths/tunnels!

- Open source implementation in open white-box hardware
 - RARE/FreeRtr

- It also has some interesting properties (not in this presentation)
 - Ex: multicast, failure protection, telemetry...


Agenda

- Motivation
- Proposal
- Design
- Deployment and experiments in P4 testbeds
- Conclusions and future works

- PolKA SR relies on three polynomials:
 - **routeID**: a route identifier calculated using the CRT.
 - **nodeID**: to identify each core node.
 - Irreducible polynomial
 - **portID**: to identify the ports of each core node.


The forwarding uses a **mod** operation (remainder of division):

- Hosts are connected to edge switches.
- Edges are connected to a fabric of core switches.




Motivation > Proposal Design

- In a network configuration phase, the Controller assigns irreducible polynomials to core switches (nodelDs).
- Port labels are represented as binary polynomials (portIDs).




Motivation Proposal Design

- The **Controller** chooses a **path** for a specific flow (proactively or reactively):
 - A set of switches: {0011,0111,1011}
 - and their output ports: {1, 10, 110}



Motivation > Proposal Design

- The Controller chooses a path for a specific flow:
 - A set of switches: {0011,0111,1011}
 - and their output ports: {1, 10, 110}



nodeID polynomials

$$s_1(t) = t + 1 = 11$$

 $s_2(t) = t^2 + t + 1 = 111$
 $s_3(t) = t^3 + t + 1 = 1011$

portID polynomials

$$o_1(t) = 1$$

 $o_2(t) = t = 10$
 $o_3(t) = t^2 + t = 110$

- The Controller calculates the routeID using CRT:
 - O Complexity: $\mathcal{O}(len(M)^2)$, where $M(t) = \prod_{i=1}^N s_i(t)$

nodeID polynomials

$$s_1(t) = t + 1 = 11$$

 $s_2(t) = t^2 + t + 1 = 111$
 $s_3(t) = t^3 + t + 1 = 1011$

portID polynomials

$$o_1(t) = 1$$


 $o_2(t) = t = 10$
 $o_3(t) = t^2 + t = 110$

Calculate routeID with CRT

```
t^{4} \equiv 1 \mod (t+1)
t^{4} \equiv t \mod (t^{2}+t+1)
t^{4} \equiv (t^{2}+t) \mod (t^{3}+t+1)
t^{4} \equiv 10000
```

- The Controller calculates the routeID using CRT:
 - Ocomplexity: $\mathcal{O}(len(M)^2)$, where $M(t) = \prod_{i=1}^N s_i(t)$

Forwarding:



nodeID polynomials

$$s_1(t) = t + 1 = 11$$

 $s_2(t) = t^2 + t + 1 = 111$
 $s_3(t) = t^3 + t + 1 = 1011$

portID polynomials


$$o_1(t) = 1$$

 $o_2(t) = t = 10$
 $o_3(t) = t^2 + t = 110$

Calculate routeID with CRT


```
t^{4} \equiv 1 \mod (t+1)
t^{4} \equiv t \mod (t^{2}+t+1)
t^{4} \equiv (t^{2}+t) \mod (t^{3}+t+1)
t^{4} \equiv 10000
```

• The Controller installs flow entries at the edges to add/remove *routeIDs*.




Motivation > Proposal Design

When packets arrive, an action at ingress embeds *routeID* into the packets.




Motivation Design 24

- Forwarding using **mod** operation: $<10000>_{0011} = 1 \rightarrow \text{output port}$
- No routeID rewrite! No tables!




25

- Forwarding using mod operation: <10000>₀₁₁₁ = 10 → output port
- No routeID rewrite! No tables!




Motivation Proposal Design

- Forwarding using **mod** operation: $<10000>_{1011} = 110 \rightarrow \text{output port}$
- No routeID rewrite! No tables!




Motivation Proposal Design

Finally, an action at edge egress node removes *routeID*.



Motivation Design 28

Packet is delivered to the application in a transparent manner.



Motivation > Proposal Design

How to implement PolKA's data plane?

- P4 language does not natively support the mod operation.
- CRC hardware (Cyclic Redundancy Check) offers polynomial mod.
 - The Tofino Native Architecture (TNA) supports custom CRC polynomials.

Motivation Proposal Design Prototype Applications Conclusions

30

Agenda

- Motivation
- **Proposal**
- Design
- **Deployment and experiments in P4 testbeds**
- Conclusions and future works

31

Timeline





2020

2021/1

2021/2

PolKA paper IEEE NetSoft

Novel Polynomial RNS-based SR and reuse of CRC hardware

Emulated prototype in Mininet

ONDM paper Deploy @RARE



Hardware prototype in Tofino

Integration with RARE+FreeRtr

PolKA data & control plane implementation + integration

Emulated prototype in FreeRtr &

Hardware prototype in Tofino w/ FreeRtr control plane

M-PolKA paper IEEE TNSM

Extension to multipath SR for reliable communications

Innovative apps: inband network telemetry, and load balance

PolKA@pangr IETF 113

2022

Lightning Talk Path Aware Networking RG

PolKA@Global P4 Lab

PolKA deployment @Caltech SDN Lab

PolKA Talk at LHC-ONE

PolKA Demo at SC-22

Motivation

Proposal


Design

Prototype

Applications


Conclusion

PolKA Deployment in RARE P4 testbed




PolKA: Data Plane Prototype

- Deployment: <u>GEANT P4 Lab testbed</u>
 - P4 language and high-performance Tofino switch
- Comparison of PolKA with list-based and table-based approaches
- Results: <u>ONDM 2021 conference paper</u>




Experiments and Performance results




PolKA's performance matches traditional approaches.

- **Throughput** (\$1-\$2-\$3-\$4):
 - High throughput and pps rates




Forwarding Latency:

- Use of hardware timestamps



Motivation > Proposal

PolKA Integration with RARE + freeRtr




RARE FreeRtr: Example of PolKA tunnel creation


PolKA tunnel creation


shortest path

```
RI00001#show running-config tunnel1
interface tunnel1
description POLKA tunnel from RI00001 -> GVA0001 shortest path RIO->AMS->FRA->GVA
tunnel vrf v1
tunnel source loopback0
tunnel destination 20.20.20.7
tunnel domain-name 20.20.20.1 20.20.20.2
tunnel mode polka
vrf forwarding v1
ipv4 address 30.30.30.1 255.255.255.252
```

longest path







Motivation

Proposal

Design

Prototype

Applications

Conclusion

RARE FreeRtr: Example of PolKA configuration

PolKA configuration


```
RI00001#show running-config ethernet1
interface ethernet1
no description
monitor-session tunnel4
lldp enable
vrf forwarding v1
ipv4 address 11.11.11.1 255.255.252
ipv6 address 1111:11::1 ffff:ffff::
polka enable 11 65536 20
router ospf4 enable
router ospf4 1 area 0
router ospf6 1 area 0
```

node index maps to nodeID polynomial

```
RI00001#show polka routeid tunnel1
     routeid
     00 00 00 00 00 00 00 00 00 00 1c 59 b8 b1 a4 ea
     index
      coeff
                poly
                              equal
                       crc
      00010000
                42218
                       42218
                              true
      00010001
                              true
      00010003
                              true
      00010005
                10073
                       10073
                              true
      00010009
                54232
                              true
      0001000f
                62616
                       62616
                              true
      00010011
                54133
                      54133
                              true
      0001001b
                              true
      0001001d
                              true
      0001002b
                44747
                       44747
                              true
      0001002d
                34973
                       34973
                              true
      00010039
                31041
                              true
       0001003f
                24391
                              true
      00010047
                58575
                       58575
                              true
                6388
                       6388
      0001004b
                              true
                       3267
      00010053
                3267
                              true
                54260
                       54260
                              true
17
      00010063
                40560
                       40560
                              true
18
                       48320
                              true
      0001006f
                24787
                      24787
                              true
```

routeID of tunnel1

Timeline



Motivation

Proposal


Design


Prototype

Applications

Conclusion


Caltech 100Gbps: Baseline Shortest Path via OSPF






Motivation > Proposal > Design Prototype Applications > Conclusions

PolKA: 100 Gbps in Caltech Testbed



Motivation > Proposal > Design Prototype Applications > Conclusions

SR MPLS: 100 Gbps in Caltech Testbed



Motivation Proposal Design Prototype Applications Conclusions

Plan of Experiments for SC 22 in the Global P4 Lab

• Experiments:

- Flow Steering exploring
 PolKA properties
 - Explicit path and TE both at the source




Motivation > Proposal >

Applications

Plan of Experiments for SC 22: Global P4 Lab

Global P4 Lab testbed :

- P4 nodes
 connected via an
 underlay
 network.
- Create an overlay network with PolKA/SR tunnels




Plan of Experiments for SC 22: Global P4 Lab

Experiments:

- Flow Steering -> explicit path and TE, both at the source
 - Use case: Congestion avoidance
 - **Traffic** aggregation
- Agile path reconfiguration





Agenda

- Motivation
- Proposal
- Design
- Deployment and Experiments
- Conclusions and future works

Conclusions

- It is feasible to deploy PolKA in high-performance programmable network equipment by reusing CRC hardware.
 - PolKA deployment in Caltech P4 lab testbed demonstrated its performance achieving transfer rate of 100 Gbps to multiple aggregated flows (TCP)
- Easy to configure PolKA tunnels with a common standard (CLI)
- Potential to support
 - Massive data transfer with aggregation of a large number of flows
 - Big pipes/tunnels configured in a underlay network

Future Perspectives

- Experimentation of SRv6 on Sonic OS after SC22
- In-Network Telemetry (INT) to provide new functionalities, e.g. PoT

PolKA Community, Partners and Collaborations

- **GNA + Caltech:** Harvey Newman, ...
 - Internship of Everson in Caltech
- RARE GÉANT: Eoin Kenny, Frédéric Loui, Csaba Mate, Simon Leinen, and Jordi Ortiz, ...
- **RNP:** Marcos Schwarz
- Trinity College Dublin (TCD): Frank Slyne and Marco Ruffini
- 2021 Google Research Scholar Award (Cristina's PhD thesis)
- **2022 Intel Connectivity Research Grant (Fast Forward Initiative)**

Selection of Our Recent Publications

- M-PolKA: Multipath Polynomial Key-based Source Routing for Reliable Communications (IEEE TNSM, 2022)
- <u>Chaining-Box: A Transparent Service Function Chaining Architecture Leveraging BPF</u> (IEEE TNSM, 2021)
- <u>Programmable Switches for in-Networking Classification</u> (IEEE INFOCOM, 2021)
- Deploying PolKA Source Routing in P4 Switches (ONDM, 2021)
- PolKA: Polynomial Key-based Architecture for Source Routing in Network Fabrics (IEEE NetSoft, 2020)
- Plaffe: A Place-as-you-go In-network Framework for Flexible Embedding of VNFs (IEEE ICC, 2020)
- ProgLab: Programmable labels for QoS provisioning on software defined networks (COMPUTER COMMUNICATION, 2020)
 - <u>KeySFC: Traffic steering using strict source routing for dynamic and efficient network orchestration</u> (Computer Networks, 2020)
- <u>FUTEBOL Control Framework: Enabling Experimentation in Convergent Optical, Wireless, and Cloud Infrastructures</u> (IEEE COMMUNICATIONS MAGAZINE, 2019)
- RDNA: Residue-defined networking architecture enabling ultra-reliable low-latency datacenters (IEEE TNSM, 2018)
- <u>VirtPhy: Fully Programmable NFV Orchestration Architecture for Edge Data Centers</u> (IEEE TNSM, 2017)


Motivation > Proposal > Design > Prototype > Applications Conclusions

References

- 1. <u>Segment Routing RFC</u>
- 2. PolKA NetSoft 2020 conference paper
- 3. V. Shoup, A computational introduction to number theory and algebra, 2008.
- 4. PolKA ONDM 2021 conference paper
- 5. RARE website
- 6. FreeRouter website

PolKA: Github

- https://nerds-ufes.github.io/polka/
 - References
 - Tutorials (Mininet and FreeRouter)
 - Wireshark dissector
 - More to come...



Motivation

Thank you for attention!

<u>Magnos Martinello</u> magnos.martinello@ufes.br

* This work was a recipient of the 2021 Google Research Scholar and the 2022 Intel Connectivity Research Grant (Fast Forward Initiative) Awards, and Received funds from CAPES (Finance Code 001), CNPq, FAPESP, FAPES, CTIC, and RNP.






Integration of PolKA into RARE project

- PolKA is the first non-standard protocol
 - Thanks to Csaba Mate, and Frédéric Loui


https://bitbucket.software.geant.org/projects/RARE/repos/rare/browse/p4src/includehttps://docs.freertr.net/guides/reference/



Motivation > Proposal > Desig

Integration of PolKA into RARE project

- PolKA is the first non-standard protocol
 - Thanks to Csaba Mate, and Frédéric Loui <u>https://bitbucket.software.geant.org/projects/RARE/repos/rare/browse/p4src/include</u> <u>https://docs.freertr.net/guides/reference/</u>
- How to integrate PolKA's control plane?
 - Centralized Controller
 - Reuse of standard distributed protocols
 - Topology from link-state routing protocols
- Fixed-length PolKA header (various encaps)



Ethernet	version	ttl	proto	routeID	IP	data
	8 bits	8 bits	16 bits	128 bits		

Motivation

Proposal

Design


Prototype

Application

Conclusion

Demonstration: Policy-based routing


- Policy-based routing: https://www.youtube.com/watch?v=YAvajCAvF8Q
 - Emulation in FreeRtr: Agile path reconfiguration in the RARE topology



Motivation > Proposal >

Demonstration: Policy-based routing


- Policy-based routing: https://www.youtube.com/watch?v=YAvajCAvF8Q
 - Emulation in FreeRtr: Agile path reconfiguration in the RARE topology



Motivation > Proposal >

Demonstration: Policy-based routing


- Policy-based routing: https://www.youtube.com/watch?v=YAvajCAvF8Q
 - Emulation in FreeRtr: Agile path reconfiguration in the RARE topology



Motivation > Proposal >

How to enable Multipath Routing in PolKA (M-PolKA)?

- The portid represents the transmitting state of the port (instead of port label).
- The pipeline duplicates packets according to the portid.



Motivation > Pro

Design


Prototype

Applications

Conclusion.

Applications: Agile Multicast Reconfiguration


- Agile modification of branches in Multicast tree:
 - Add G + Change path to E (via C)
- The Controller modifies a single entry at the edge:
 - Packets are tagged with the new *routeID*.




Motivation > Proposal

Applications: Failure Protection


- Packet duplication can also be explored for failure protection.
- A single routeID expresses a multipath to steer the traffic.






Applications: Inband Network Telemetry

Single path solutions: duplicate probes and INT info. Overhead!



Applications: Inband Network Telemetry

- Single path solutions: duplicate probes and INT info. Overhead!
- M-PolKA: minimal overhead, no tables, and agile path setup.
 - For any topology!



Is PolKA scalable with the number of nodes?

Number of flow entries:

- Simple and efficient tableless core (only nodeID configuration)
- Edges: table entries for flow classification (depends on granularity)

Bit length of the routeID: len(R)

- Depends on the degrees of the nodeID polynomials:
 - We select *nodeIDs* with the lowest possible degree.

	N
$len(R) \le$	$\sum_{i=1} deg(s_i)$

- Worst case for da	ta center a	nd WAN	topolo	gies (<u>NetSo</u>	tt 2020
Topology	nports	diam.	size	len(R)	

Topology	nports	diam.	size	len(R)
Two-tier S16 L16*	24	3	32	21
Fat-tree 16 pods	16	5	320	55
ARPANET	4	7	20	42
GEANT2	8	7	30	49

• In practice, the implementation is linked to CRC 8, 16 or 32.

Motivation

Proposal

RouteID bitlength in practice

CRC degree must provide enough irreducible polynomials to represent all nodes

s in the topology:	degree 8	degree 16	degree 32	
Number of irr. polys	30	4,080	134,215,680	

RouteID bitlength in practice

 CRC degree must provide enough irreducible polynomials to represent all nodes in the topology:

5	in the topology:	degree 8	degree 16	degree 32	
	Number of irr. polys	30	4,080	134,215,680	


○ Fat tree (CRC16):

- topology size = $320 \rightarrow use CRC16$
- diameter = $5 \rightarrow len(R) = 16 * 5 = 80 bits$
- Nr. of ports is not a problem: polys of degree 16 can represent 2¹⁶ ports

O Jupiter (CRC32):


- topology size = 14336 fabric switches + nr. of TOR switches \rightarrow use CRC32
- diameter = $5 \rightarrow len(R) = 32 * 5 = 160 bits$


PolKA: P4 Pipelines



Experiments


- Forwarding Latency:
 - Hardware timestamps.
 - UDP traffic for different packet sizes with a throughput of 10Gbps.






PolKA: Prototype

Path	PolKA Key	List-based SR bos / port	Table-based L2 Switch / Match / Port
$H_1 ext{-}S_1 ext{-}S_2 ext{-}S_3 ext{-}S_4 ext{-}H_2$	0x583585abfe73a523	0 / 136 0 / 132 0 / 136 1 / 148	S_1 / 01:01:01:00:02 / 136 S_2 / 01:01:01:00:02 / 132 S_3 / 01:01:01:00:02 / 136 S_4 / 01:01:01:00:02 / 148
$H_2 ext{-}S_4 ext{-}S_3 ext{-}S_2 ext{-}S_1 ext{-}H_1$	0x6b06b6a3544c62a6	0 / 140 0 / 128 0 / 140 1 / 144	S_4 / 01:01:01:00:01 / 140 S_3 / 01:01:01:00:01 / 128 S_2 / 01:01:01:00:01 / 140 S_1 / 01:01:01:00:01 / 144




The Multipath Source Routing Problem



Freerouter supports standard active measurements


- Discussions with Marcos Schwarz (RNP): <u>Congestion detection and avoidance</u>
 - o P4 nodes are connected via an underlay network.
 - Tunnels monitored by TWAMP (Two-Way Active Measurement Protocol) RFC 5357



Motivation > Proposal > De

Potential Experiments: PolKA vs. Segment Routing

Underlay congestion can be dedicated by tunnel monitoring and fed to the IGP of our overlay network



Motivation