### Implementing deep neural networks in CMS Level 1 Trigger



Duc Hoang, Aidan Chambers, Dylan Rankin, Philip Harris (MIT) on behalf of the CMS L1 Trigger Group

With significant help from Christian Herwig, Sergo Jindariani (Fermilab), Sioni Summers (CERN), Javier Duarte (UCSD).

Artwork

**CMS TDR** 

### Outline

- 1. Overview of the CMS L1 Trigger
- 2. Hls4ml workflow

3. Integration of b-tagging neural networks into CMS trigger.



GIF Credit

## At the LHC, there are 40 million proton-proton collisions per second. $\approx O(100)$ Tbs/s

### **CMS Data Flow**



### Focus of this talk

Radiation hard ASICs







Select 1 event out of 400 events, the rest is thrown away forever!

### CMS L1 Phase-2 upgraded trigger design



#### Overall latency: 12.5 µs

### Where would the neural nets run?



system.

### Btagging

#### **Physics study – Aidan Chambers**



B-tagging in Level 1 trigger at CMS is of great physics interest



Analysis done by A. Chambers has shown significant improvement compared to previously used algorithms.

### Btagging model architecture





### **FPGA** Timing

### Not often reflected in hls reports



Time takes from one flip-flop, through some combinational logic, to propagate to another flip-flop

### hls4ml models would not always meet timing!

	+4		4		+	
Name	BRAM_18K	DSP48E	FF	LUT	URAM	
  DSP		-	  -		+	
Expression	i -i	-	0	6	-1	
FIFO	-	-	-	-	-	
Instance	1	1947	13212	144467	-	
Memory	-	-	-	-	-	
Multiplexer		-	-	66	-	
Register	-	-	10907	-	-	
  Tota]	++ 1 11	++ 10/171	+   2/110	+ 1 <i>11</i> 5301	+ 01	Latency: bons
	++	+			+	II=1
Available SLR	1440	2280	788160	30/080	3201	
	++		+		+	Reasonable
Utilization SLR (%)	~0	85	3	36	0	
	1000			11000.10		resource usage
Available	4320	6840	2364480	1182240	960	
/  Utilization (%)	 I ~0 I	281	+1	12	 01	
			_			

#### This model has worst negative slack (WNS) of -5ns

### #1 trick: Convolution to fully-connected layers

**Input Vector:** 150 × 1 (10 particles \* 13 attributes + **padding**)



#### Oftentimes you need to customize your model

### #2 trick: Area contraint

#### No constraints



WNS: -0.6ns

Move btag model to a separate SLR and closer

to output port



WNS: -0.5ns

### #3 Trick: be explicit!

#### For loop

#### DenseConv: for(int ii = 0; ii < CONFIG\_T::out\_width; ii++){</pre>

data\_T dense\_data[CONFIG\_T::filt\_width]; res\_T dense\_res[CONFIG\_T::n\_filt];

#pragma HLS ARRAY\_PARTITION variable=dense\_data complete dim=0
#pragma HLS ARRAY\_PARTITION variable=dense\_res complete dim=0

CopyDenseData: for(int i=0; i < CONFIG\_T::filt\_width; i++){
 dense\_data[i] = data[ii\*CONFIG\_T::filt\_width + i];
}</pre>

// Fill dense data
dense\_latency<data\_T, res\_T, CONFIG\_T>(dense\_data, dense\_res, weights, biases)

#### //Copy to res for(int jj=0; jj < CONFIG\_T::n\_filt; jj++){ dense\_res\_all[ii \* CONFIG\_T::n\_filt + jj] = dense\_res[jj];</pre>



#### Write down every instantiations

//Get res
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_1, dense_res_1, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_2, dense_res_2, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_3, dense_res_3, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_4, dense_res_4, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_5, dense_res_5, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_6, dense_res_6, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_7, dense_res_7, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_8, dense_res_8, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_9, dense_res_9, weights, biases);</data_t,></pre>
<pre>dense_latency<data_t, config_t="" res_t,="">(dense_data_10, dense_res_10, weights, biases);</data_t,></pre>

WNS: -0.3ns

#### vivado\_hls tends to like more explicit instructions

### #4 trick: Quantization!



Vivado switches from **DSPs** to **LUTs** if the multiplication is lower than 9 bits. There are more **LUTs** available in the FPGA.

### Summary



# Backup

### **Btagging inputs**



### Documentation of btagging model from his -> vhdl level Reproducibility

- Btagging model training/hls synthesis script is here.
  - Training data: (currently on submit) at /home/submit/aidandc/ L1BTag/
    - trainingDataTT\_PUP\_Pad150.h5
    - testingDataTT\_PUP\_Pad150.h5
    - sampleDataTT\_PUP\_Pad150.h5
    - jetDataTT\_PUP\_Pad150.h5
  - Tested with a custom hls4ml implementation to make sure hls and python get the same results.
  - <u>The "official" hls and vhdl implementation including preprocessing:</u>
  - All are compiled with vivado v2019.2 on correlator2.