

Opportunities in vertexing and tracking

Jens Dopke, Laura Gonella



UK meeting on future e⁺e⁻ Higgs/EW/top/... Factory

Oxford, 5 July 2022

Outline



- Tracking and vertex requirements for future e+e- colliders
- Existing detector concepts
- Technology roadmap
- Discussion on opportunities for the UK

Future e⁺e⁻ colliders



Cool Copper Collider (C³)

3 TeV






Requirements for Vertex and Tracking Detectors


"Technical" Start Date of Facility (This means, where the dates are not known, the earliest technically feasible start date is indicated - such that detector R&D readiness is not the delaying factor)			< 2030					2030-2035					2035 - 2040	2040-2045		> 2045				
			Panda 2025	CBM 2025	NA62/KleVER 2025	Belle II 2026	ALICE LS3 ¹⁾	ALICE 3	LHCb (\geq LS4) ¹⁾	ATLAS/CMS (\geq LS4) ¹⁾	EIC	LHeC	ILC ²⁾	FCC-ee	CLIC ²⁾	FCC-hh	FCC-eh	Muon Collider		
Vertex Detector ³⁾	MAPS Planar/3D/Passive CMOS LGADs	DRDT 3.1 DRDT 3.4	Position precision σ_{hit} (μm)	\approx 5		\approx 5	\approx 3	\approx 3	\approx 10	\approx 15	\approx 3	\approx 5	\approx 3	\approx 3	\approx 3	\approx 7	\approx 5	\approx 5		
			X/X ₀ (%/layer)	\approx 0.1	\approx 0.5	\approx 0.5	\approx 0.1	\approx 0.05	\approx 0.05	\approx 1		\approx 0.05	\approx 0.1	\approx 0.05	\approx 0.05	\approx 0.2	\approx 1	\approx 0.1	\approx 0.2	
			Power (mW/cm ²)		\approx 60			\approx 20	\approx 20			\approx 20		\approx 20	\approx 20	\approx 50				
			Rates (GHz/cm ²)		\approx 0.1	\approx 1	\approx 0.1		\approx 0.1	\approx 6		\approx 0.1	\approx 0.1	\approx 0.05	\approx 0.05	\approx 5	\approx 30	\approx 0.1		
		Wafers area (") ⁴⁾					12	12			12			12		12			12	
		DRDT 3.2	Timing precision σ_t (ns) ⁵⁾	10		\approx 0.05	100		25	\approx 0.05	\approx 0.05	25	25	500	25	\approx 5	\approx 0.02	25	\approx 0.02	
		DRDT3.3	Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²)							\approx 6	\approx 2						\approx 10 ²			
		DRDT3.3	Radiation tolerance TID (Grad)					\approx 1	\approx 0.5						\approx 30					
Tracker ⁶⁾	MAPS Planar/3D/Passive CMOS LGADs	DRDT 3.1 DRDT 3.4	Position precision σ_{hit} (μm)					\approx 6	\approx 5		\approx 6	\approx 6	\approx 6	\approx 6	\approx 7	\approx 10	\approx 6			
			X/X ₀ (%/layer)					\approx 1	\approx 1		\approx 1	\approx 1	\approx 1	\approx 1	\approx 1	\approx 2	\approx 1			
			Power (mW/cm ²)					\approx 100	\approx 100		\approx 100		\approx 100	\approx 100	\approx 150					
			Rates (GHz/cm ²)						\approx 0.16											
		Wafers area (") ⁴⁾					12				12		12	12	12	12			12	
		DRDT 3.2	Timing precision σ_t (ns) ⁵⁾					25	\approx 25		25	25	\approx 0.1	\approx 0.1	\approx 0.1	\approx 0.02	25	\approx 0.02		
		DRDT3.3	Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²)						\approx 0.3								\approx 1			
		DRDT3.3	Radiation tolerance TID (Grad)				\approx 0.25								\approx 1					

Existing detector concepts for e+e- colliders


CLIC concept



ILC concepts



FCC-ee concepts



Existing detector concepts for e+e- colliders

- Large-volume solenoid, enclosing calorimeters and tracking.
 - Only exception IDEA concept.
 - Smaller B-field, larger tracker outer radius at FCC-ee to retain momentum resolution.
- Highest precision, lowest mass, smaller radius vertex detector.
 - Silicon pixel detectors (MAPS, hybrids).

	ILD	SiD	CLICdet	CLD	IDEA	CEPC
Vertex technology	Si	Si	Si	Si	Si	Si
Vertex inner radius [cm]	1.6	1.4	3.1	1.75	1.7	1.6
Tracker technology	TPC + Si	Si	Si	Si	Drift chamber + Si	Si
Tracker outer radius [m]	1.77/1.43	1.22	1.5	2.1	2.0	1.8
Calorimeter	PFA	PFA	PFA	PFA	Dual readout	PFA
Solenoid field [T]	3.5/4	5	4	2	2	3
Solenoid length [m]	7.9	6.1	8.3	7.4	6.0	8.0
Solenoid inner radius [m]	3.42/3.08	2.6	3.5	3.7	2.1	3.4


Existing detector concepts for e+e- colliders

- Large area, low mass tracking detector.
 - **Cost and ease of construction** are key drivers for technological development.
 - All silicon (**pixel/strip detectors**) or silicon + gaseous detectors (**TPC, drift chamber**).
 - Gas detectors provide low mass, low cost large lever arm coverage with added PID.

	ILD	SiD	CLICdet	CLD	IDEA	CEPC
Vertex technology	Si	Si	Si	Si	Si	Si
Vertex inner radius [cm]	1.6	1.4	3.1	1.75	1.7	1.6
Tracker technology	TPC + Si	Si	Si	Si	Drift chamber + Si	Si
Tracker outer radius [m]	1.77/1.43	1.22	1.5	2.1	2.0	1.8
Calorimeter	PFA	PFA	PFA	PFA	Dual readout	PFA
Solenoid field [T]	3.5/4	5	4	2	2	3
Solenoid length [m]	7.9	6.1	8.3	7.4	6.0	8.0
Solenoid inner radius [m]	3.42/3.08	2.6	3.5	3.7	2.1	3.4

Existing detector concepts for e+e- colliders

- Bunch trains (linear) vs. continuous beam (circular).
 - **Power pulsing** of FE electronics at linear colliders, no need for active cooling (i.e. air cooling can be used) → reduced material.
 - Bunch spacing down to 20 ns at FCC-ee, active cooling required → challenging to meet power management within low mass requirements, **cooling studies for low mass, new technology nodes for low power electronics.**



	ILD	SiD	CLICdet	CLD	IDEA	CEPC
Vertex technology	Si	Si	Si	Si	Si	Si
Vertex inner radius [cm]	1.6	1.4	3.1	1.75	1.7	1.6
Tracker technology	TPC + Si	Si	Si	Si	Drift chamber + Si	Si
Tracker outer radius [m]	1.77/1.43	1.22	1.5	2.1	2.0	1.8
Calorimeter	PFA	PFA	PFA	PFA	Dual readout	PFA
Solenoid field [T]	3.5/4	5	4	2	2	3
Solenoid length [m]	7.9	6.1	8.3	7.4	6.0	8.0
Solenoid inner radius [m]	3.42/3.08	2.6	3.5	3.7	2.1	3.4

Existing detector concepts for e+e- colliders

- Beam-induced backgrounds more challenging at linear colliders.
 - CLIC 3TeV worse case: largest vertex detector inner radius; up to 8.8 hits/mm²/train; 0.5 ns bunch spacing results in out-of-time pile-up, ns-level timing needed.
- Extremely high luminosities at FCC-ee (Z pole).
 - High statistical precision requires control of systematics down to 10⁻⁵ level → significant implications for the design of a **stable and lightweight mechanical support**.

	ILD	SiD	CLICdet	CLD	IDEA	CEPC
Vertex technology	Si	Si	Si	Si	Si	Si
Vertex inner radius [cm]	1.6	1.4	3.1	1.75	1.7	1.6
Tracker technology	TPC + Si	Si	Si	Si	Drift chamber + Si	Si
Tracker outer radius [m]	1.77/1.43	1.22	1.5	2.1	2.0	1.8
Calorimeter	PFA	PFA	PFA	PFA	Dual readout	PFA
Solenoid field [T]	3.5/4	5	4	2	2	3
Solenoid length [m]	7.9	6.1	8.3	7.4	6.0	8.0
Solenoid inner radius [m]	3.42/3.08	2.6	3.5	3.7	2.1	3.4

Technology development

- The existing vertex and tracking detector concepts are based on R&D prototype technologies (or extrapolations from state-of-the-art detectors).
- Many years of development of detector technologies for e+e- colliders provide solutions that meet some but not all key requirements.
- R&D (following the ECFA roadmap) is needed to **meet all requirements** and to **further improve performance**.
- For solid state detectors:

DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Developments of Monolithic Active Pixel Sensors (MAPS) should achieve very high spatial resolution and very low mass, aiming to also perform in high fluence environments. To achieve low mass in vertex and tracking detectors, thin and large area sensors will be crucial. For tracking and calorimetry applications MAPS arrays of very large areas, but reduced granularity, are required for which cost and power aspects are critical R&D drivers. Passive CMOS designs are to be explored, as a complement to standard sensors fabricated in dedicated clean room facilities, towards hybrid detector modules where the sensors is bonded to an independent ASIC circuit. Passive CMOS sensors are good candidates for calorimetry applications where position precision and lightness are not major constraints (see Chapter 6). State-of-the-art commercial CMOS imaging sensor (CIS) technology should be explored for suitability in tracking and vertex detectors.

DRDT 3.2 - Develop solid state sensors with 4D-capabilities for tracking and calorimetry.

Understanding of the ultimate limit of precision timing in sensors, with and without internal multiplication, requires extensive research together with the developments to increase radiation tolerance and achieve 100%-fill factors. New semiconductor and technology processes with faster signal development and low noise readout properties should also be investigated.

<https://cds.cern.ch/record/2784893>



DRDT 3.3 - Extend capabilities of solid state sensors to operate at extreme fluences.

To evolve the design of solid state sensors to cope with extreme fluences it is essential to measure the properties of silicon and other semiconductor sensors in the fluence range $1 \times 10^{16} \text{ n}_{\text{eq}} \text{ cm}^{-2}$ to $5 \times 10^{18} \text{ n}_{\text{eq}} \text{ cm}^{-2}$ and to develop simulation models which correspondingly include results from microscopic measurements of point and cluster defects. All technologies will need improved radiation tolerance for use at future hadron collider experiments. Exploration of alternative semiconductors and 2D-materials should already start, having as a target full functionality even after the extreme fluences present in the innermost parts of the detector. A specific concern to be addressed is the associated activation of all the materials in the detector. Exploration is desirable on alternative semiconductors and 2D-materials to further push radiation tolerance.

DRDT 3.4 - Develop full 3D-interconnection technologies for solid state devices in particle physics.

3D-interconnection is commercially used, for instance in imaging sensors, to use the most appropriate technology process for the different functionalities of the devices. For particle physics detectors, this process would allow more compact and lighter devices with minimal power consumption. This approach also provides an alternative to the use of finer feature sizes to enable lower pitch and new digital features. An enhanced R&D effort towards building a demonstrator as a starting cornerstone is highly desirable. A demonstrator programme should be established to develop suitable silicon sensors, cost effective and reliable chip-to-wafer and/or wafer-to-wafer bonding technologies and to use these to build multi-layer prototypes with vertically stacking layers of electronics, interconnected by through-silicon vias (TSVs) and integrating silicon photonics capabilities.

Not relevant for e+e-

Technology impact on physics programme

Figure 3.1: Schematic timeline of categories of experiments employing solid state sensors together with DRDTs and R&D tasks. The colour coding is linked not to the intensity of the required effort but to the potential impact on the physics programme of the experiment: Must happen or main physics goals cannot be met (red, largest dot); Important to meet several physics goals (orange, large dot); Desirable to enhance physics reach (yellow, medium dot); R&D needs being met (green, small dot); No further R&D required or not applicable (blank).



<https://cds.cern.ch/record/2784893>



● Must happen or main physics goals cannot be met ● Important to meet several physics goals ● Desirable to enhance physics reach ● R&D needs being met

Emerging/future technologies

"Technical" Start Date		< 2030			2030-2035		2035-2040	2040-2045		> 2045	
		ALICE LS3	Belle II CBM	NA62	LHCb, ATLAS, CMS (\geq LS4) ⁷⁾	ALICE 3 - EIC	ILC	FCC-ee	CLIC	FCC-hh	Muon Collider
MAPS	technology node ³⁾	65 nm - stitching	65 nm - stitching			28 nm		\leq 28 nm		\approx 10 nm	\leq 28 nm
	pitch	10 - 20 μ m	10 - 20 μ m			pitch \leq 10 μ m for $q_{th} \leq$ 3 μ m in VD					
	wafer size ²⁾	12"	12"			Reduce z-granularity in TK - pad granularity in analog Cal.					
	rate ³⁾				O(100) MHz/cm ²			5 GHz/cm ²		30 GHz/cm ²	
	ultrafast timing ⁴⁾					$\sigma_t \leq$ 100 ps				$\sigma_t \leq$ 20 ps	
	radiation tolerance				3×10^{15} neq/cm ²					$10^{18(16)}$ neq/cm ²	VD/Cal.(Trk)
Planar/3D/Passive CMOS	technology node ³⁾				ASIC 28 nm	ASIC 28 nm		ASIC \leq 28 nm		ASIC \approx 10 nm	ASIC \leq 28 nm
	pitch				\leq 25 μ m in VD			\leq 10 μ m for $q_{th} \leq$ 3 μ m in VD			
	wafer size ²⁾							12"			
	rate ³⁾				6 GHz/cm ²					30 GHz/cm ²	
	ultrafast timing ⁴⁾				$\sigma_t \approx$ 50 - 100 ps		$\sigma_t \leq$ 100 ps			$\sigma_t \leq$ 20 ps	
	radiation tolerance				6×10^{16} neq/cm ²					$10^{18(16)}$ neq/cm ²	VD/Cal.(Trk)
LGADs	technology node ³⁾						ASIC 28 nm	ASIC \leq 28 nm		ASIC \approx 10 nm	
	pitch			\approx 300 μ m (100% fill factor)	\leq 50 μ m (100% fill factor)	same as for other technologies with ultimate pitch \leq 10 μ m for $q_{th} \leq$ 3 μ m in VD					
	wafer size ²⁾				> 3"			12"			
	rate ³⁾				6 GHz/cm ²					30 GHz/cm ²	
	ultrafast timing ⁴⁾				$\sigma_t \leq$ 30 ps	$\sigma_t \approx$ 20 ps (PID)	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	$\sigma_t \leq$ 10 ps PID	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	
	radiation tolerance				\geq 5×10^{15} neq/cm ²					$10^{18(16)}$ neq/cm ²	VD/Cal.(Trk)
backend processing	sensor thickness ⁵⁾	< 50 μ m MAPS	< 50 μ m MAPS		< 150 μ m Plan/3D/Pas. < 50 μ m LGADs	< 50 μ m MAPS, Planar/3D/Passive CMOS, LGADs					
	3D integration ⁶⁾										

Figure 3.3: Compilation of the technology R&D needs and timeline for future solid state detectors. The colour coding is linked not to the intensity of the required effort but indicates what key progress would be needed for a technology to enter a project (red), when it would be desirable (yellow), or when it is being met (green).

Smaller feature size technologies to further improve granularity, power consumption, rate, radiation hardness, ...




Silicon detector technologies

<https://doi.org/10.1140/epjp/s13360-021-02323-w>

high rate, radiation hardness, timing, packaging

Sensor engineering for radiation hardness (3d, diamond...) and timing O(10) ps (planar, LGADs, 3d...)
ASIC engineering for ultimate bandwidth, timestamps, high density logic, power, packaging (TSVs..)

CMOS modified process for radiation tolerance, faster and higher rate readout, and timing



There are many more prototypes!!!

Hybrid pixel detectors

- Sensor optimisation (3D, LGAD, passive CMOS, ...)
- 65 → 28 nm ASICs
- New interconnection technologies (fine pitch bump-bonding, ACF, ...)

SOI, 3D integration, capacitively coupled devices.

MAPS

- Improved charge collection via full depletion (HV/HR-CMOS), driven by high rate, high radiation experiments.
- Higher granularity, lower mass with smaller feature size CMOS.


SiGe BiCMOS, SPAD: Ultimate timing.

CCD (various types): Ultimate pixel size.


DRDT 3.1 - Monolithic CMOS

- Monolithic Active Pixel Sensors (MAPS) in commercial CMOS imaging technology could provide solutions for both vertex and tracking layers at e+e- colliders.
 - **High granularity and low power consumption** demonstrated by state-of-the-art, further improved by the use of smaller technology nodes (see next slide).
 - **Low cost, large volume production and ease of assembly** would favour use in trackers wrt. strips.
- Tracking detectors is an area where there is a lot of UK expertise.
- Also consider overlapping requirements with calorimeters, and UK work on that → possible synergies?

ALPIDE @ ALICE ITS2 Example state-of-the-art MAPS detector






10m² surface
Inner Barrel = 0.3% X/X₀ per layer
Outer Barrel = 0.8% X/X₀ per layer
50 kHz interaction rate (Pb-Pb)
400 kHz interaction rate (pp)






180 nm CMOS TowerJazz
27 x 29 μm² pixel pitch
5 μs integration time
40 mW/cm²

Stitched wafer scale sensors for cylindrical layers


- Exploration of **65 nm CMOS imaging processes** for MAPS driven by CERN EP R&D WP1.2 and ALICE ITS3 upgrade.
 - 12" wafers, higher logic density, smaller pixels, faster read-out, lower power consumption.
- **Wafer-scale, low power sensor** design for truly cylindrical minimal material budget layers → **New technology node & new detector concept**
 - Mechanical support, power distribution and data lines outside acceptance, air cooling.



Example of emerging new technology relevant for e+e- colliders.



ER1 submission 1st stitched sensor prototype



DRDT 3.4 - 3D integration

- Industrial developments of heterogeneous integration technologies to achieve further reductions in cost and power.
- 3D stacking is being studied for future HEP applications → potential for increased functionality and performance of silicon trackers.
- Pursuing this path would require large scale of investment and establishing a privileged relation with industrial partner(s), but it is a field where there isn't a clear leadership now.
 - Dependent on availability of process for R&D.
- There is expertise in the UK to work on each layer in the stack and on the interconnection technologies.

Electronics (beyond sensors) (Chapter 7)

(See Figure 7.1, R&D Roadmap for an overview)

- Under DRDT 7.2: High-granularity pixel readout chip with 10–100ps timing and charge measurement capability in 28nm CMOS, and highly programmable features
 - An opportunity to hang on to our involvement from RD53? A lot of this is chip design in IP blocks that can be useful elsewhere, but do we think it's worth the investment?
- DRDT 7.5 - Evaluate and adapt to emerging electronics and data processing technologies
 - Silicon photonics as the successor to actively modulated VCSEL-based links, facilitating full-custom photonic integrated circuits (PICs) for HEP
 - So far as I am aware this could be a wide open field with possible contributions from the UK - can significantly reduce optics power, expertise doesn't exist, but not sure it does elsewhere?
 - 3D integration and high density interconnects
 - We already have people working on some of these
- Under DRDT 7.1: Power and readout efficiency:
 - High conversion factor DC-DC converters based on new processes and materials, and associated power management circuit blocks
 - Long history of testing powering schemes, GaN HV switches fully developed through the UK now being looked at for higher efficiency DCDC at CERN

Mechanics & cooling (Chapter 8)

(Have a look at Figure 8.1)

- DRDT 8.1 - Develop novel magnet systems
- DRDT 8.2 - Develop improved technologies and systems for cooling
 - Experience with microchannel cooling, but are we happy? Other approaches?
- DRDT 8.3 - Adapt novel materials to achieve ultralight, stable and high precision mechanical structures. Develop Machine Detector Interfaces
 - Lots of carbon fibre experience in the UK, but lack of industry backing can be a problem
 - Work on detectors without support structures ongoing...

Working with UK industry

- Developments that involve UK industrial partners would be beneficial for funding situation.
- Involvement of existing infrastructure for large scale assembly also to be considered (for example national labs/SRF).
- Some examples of UK company for sensor production and interconnections: Alter Technology, Custom Interconnect Ltd, ElementSix, Micron, Micross, Nordson, Te2v.
 - There is certainly more.
- We are already working with some of these industrial partners.
 - Interest from some of these companies to work with us but small-ish R&D budgets and long development cycles not attractive for their business model.

Opportunities for the UK - Thoughts for discussion

- The UK community interested in e+e- colliders should identify **opportunities where it can engage with the international efforts in a leading role.**
- There is a large community in the UK working on many aspects of vertex and tracking detectors development, construction and operation (sensors, ASICs, mechanics, readout, cooling, DAQ, ...) → **a lot of expertise.**
- At this early stage it would be good to identify **technologies that are agnostic to the specific collider implementation**, rather than splitting the community (and the resources) into groups working on detector R&D for different e+e- collider.
- The community should aim at a **unified and coordinated vision.**
 - Devise a common generic R&D programme that then can branch off for specific/targeted implementations required by different facilities.
- What we really need is a **Workshop on Tracking and Vertexing for e+e- colliders**, where the UK community comes together, presents their developments and identifies strengths that can culminate in a **funded route for development and ultimately leadership in a section of the field.**
 - What developments/expertise/links with industry can we leverage on?

Backup
