




# MONOLITH ERC project



**H2020 ERC Advanced grant 884447**,  
July 2020 - June 2025

Low Power and scalability  
Small Area for integration  
Time resolution of  $\approx 1\text{ps}$



130nm CMOS – (SiGe IHP Bi-CMOS, no BJT used)

Method described in patent:

**EP 3 591 477 A1**

Sampling of a free running oscillator combined with frequency measurement for the relative time of arrival measurement


Target time resolution 1ps



Proof of concept prototype: September 2020

3 new versions available since July 2022

- New power supply layout
- 2 versions of free running oscillator
- Triple well implementation

Embedded in MONOLITH 2021 prototype





## Proof of concept test chip:


Test chip AREA 1mm x 1mm

Oscillator AREA 900 $\mu\text{m}^2$

Power Consumption Oscillator  $\approx 3.8\text{mW}$




# TDC in MONOLITH 2021



Embedded in triple well

A bug on the FAST-OR has been fixed in the last MONOLITH, test on TDC will start soon




Software calibration:

The oscillation period of  $\approx 460\text{ps}$  is divided into  $N$  bins via software.


Best performance with 512 bins ( $\approx 0.9\text{ps}$  bin width)



# TEST CHIP Timing performance




Short TOF affected by Start over Stop influence.



The same performance can be obtained by reducing the number of bins used for slicing the oscillation period and interpolating



# Dynamic range





Jitter increase linearly with the number of periods of the free running oscillator.  
It can be improved with a better measurement of the frequency.  
Current dynamic range  $\approx 300\text{ns}$





# TEST CHIP Timing performance



UNIVERSITÉ  
DE GENÈVE

FACULTY OF SCIENCE  
Department of Nuclear and  
Particle Physics

## Characterization


- Complete test on the available prototype
- Climate chamber measurement
- Start testing TDC embedded in MONOLITH 2021

## Planned chip submissions

Dedicated test chips for optimization of TDC building blocks

Multichannel TDC

- 16 Channels with ADC






# Design and test team



Roberto Cardella  
Design



Fulvio Martinelli  
Design



Antonio Picardi  
Design and test



Luca Iodice  
Test

Prof. Cardarelli, Prof. Iacobucci

