

EPFL AQUA Lab cryogenic projects

Edoardo Charbon

EPFL

MONOLITH, September 6th, 2022

Acknowledgements

Swiss National Science Foundation
STW-NWO
European Commission

aqualab
<http://aqua.epfl.ch>





Quantum Computing and Qubits

Quantum Computing


- Spearheaded by many, *in primis* Richard Feynman
- Proposal to use of **entanglement** and **superposition** for computation
- Fundamentals and theory developed in the 1980-2000



There is plenty of space at the bottom


- Richard Feynman

Interfacing Qubits with the Classical World




- Carrier frequency: 2 – 20 GHz
- Pulses: 10 – 100 ns
- Readout techniques for spin qubits: **ESR, EDSR**

Example: Qubit Transition from $|0\rangle$ to $|1\rangle$




© Jeroen van Dijk



Solid-State Qubits: Spin and Superconductive




Semiconductor quantum dots (Vandersypen group)



Hole-spin qubits (Kuhlmann group)




Superconducting circuits (DiCarlo group)



Ge qubits (Velthorst/Scappucci groups)

The Role of Cryogenic Electronics

A Real-life Quantum Computer



Today's Solution

72 Qubit system with ~50%
of room temperature cabling





Image: Google Bristlecone. Taken from: J.C. Bardin et al.,
"An Introduction to Quantum Computing for RFIC
Engineers", RFIC Symposium 2019


Proposed Solution

- **Proposed solution**
 - Electronics at 4 K
 - Only connections to 4 K to 20 mK are needed



- **Ultimate solution**
 - Qubits at 4 K
 - Monolithic integration


Electronic Readout & Control



E. Charbon *et al.*, *IEDM 2016*


From Qubit Fidelity to Electrical Specs

- State-of-the-art spin qubits: fidelity < 99.9%
- Target: 99.99% (four 9's)
 - This translates to a SNR > 44 dB for a bandwidth of 25 MHz



J. v.Dijk et al., *PRA* 2019

Cooling Power Issue



© 2022 Edoardo Carbon

Dilution refrigerator

300 K

70 K

4 K

100 mK

20 mK



Courtesy: Oxford instruments

Scalability Issue

- Noise budget..... < 0.1nV/√Hz
- Power budget (for scalability)..... << 2mW/qubit
- Physical dimensions (for scalability)..... 30nm
- Bandwidth (for multiplexing)..... 1-12GHz
- Kick-back avoidance


Designing for Cryogenic Operation

The Right Technology






Device	Lowest useable temperature	Limit
Si BJT	100 K	Low gain
Ge BJT	20 K	Carrier freeze-out
SiGe HBT	4 K (or lower)	
Si JFET	40 K	Carrier freeze-out
III-V MESFET	4K (or lower)	Lower freeze-out?
CMOS (>160nm)	4 K	Non-idealities
CMOS (<40nm)	40 mK	Power dissipation

Most used

Extensive Modeling Campaign




- Mismatch increases
- Leakage drastically reduces
- Substrate become floating




Extensive Modeling Campaigns (2)

- CMOS 0.16 μ m STMicroelectronics
- CMOS 40nm TSMC
- CMOS 28nm STMicroelectronics bulk/FDSOI
- CMOS 22nm FDSOI Global Foundries
- CMOS 16nm FinFET TSMC


RF Modeling of CMOS 22nm FDSOI



H.C. Han et al., *ESSDERC 2022*




1. Digital Circuits
2. Radio-Frequency Circuits
 - Circulator
 - PLL
 - Mixer
 - Qubit readout
 - Qubit control




1. Digital Circuits

2. Radio-Frequency Circuits

- Circulator
- PLL
- Mixer
- **Qubit readout**
- Qubit control



Qubit Readout: The Problem at Hand




The Design of QUADRO

- Target fidelity: 99.9%

	Value	Infidelity contribution to the read-out
Detuning energy		
nominal	83.2 mV (4.2 meV, 1.0 THz)	
error	0.24 mV (12 μ eV, 2.8 GHz) $\sigma = 0.24 \text{ mV}_{\text{rms}}$ PSD = 0.24 μ V/ $\sqrt{\text{Hz}}$	167×10^{-6}
Tunnel coupling		
nominal	39 MHz (0.16 μ eV)	167×10^{-6}
$P_{\text{charge}} = 99.967 \%$		
Charge sensor		
		333×10^{-6}
$P_{\text{sense}} = 99.967 \%$		
Quantum Point Contact		
signal	400 pA	
noise	53 pA _{rms} PSD = 57 fA/ $\sqrt{\text{Hz}}$	222×10^{-6}
Readout Circuit		
input-referred noise	26 pA _{rms} PSD = 28 fA/ $\sqrt{\text{Hz}}$	111×10^{-6}
$P_{\text{detect}} = 99.967 \%$		
$P_{\text{charge}} \cdot P_{\text{sense}} \cdot P_{\text{detect}}$		$F = 99.9 \%$


Jeroen V. Dijk, Thesis, 2021

Readout Approach: Quantum Dot Reflectometry



- A probing signal is coupled to an LC resonator.
- Depending on the state of the quantum dot (or qubit in general), additional quantum capacitance C_q causes a phase shift.
- This results in APSK modulation, to be read out.

Initial Architecture




A. Ruffino et al., ISSCC 2021

Y. Peng et al., JSSC 2022


Low-Noise Amplifier

- Single-ended inductively degenerated common source LNA
- LC tank load for optimal noise impedance
- Transformer-coupled cascaded gain stages
- 40 dB gain
- 4.5 GHz - 8.5 GHz bandwidth




Mixer

- Single quadrature I/Q differential mixer for single-sideband (SSB) down-conversion
- Gilbert cell active mixer
- Resistor current bleeding for increased voltage headroom at low temperature
- 0.1-1.5 GHz IF with 4.9 GHz-6.5 GHz RF




IF Chain

- Inverter-based resistive feedback amplifiers with common-mode rejection




- 20-dB IRR
- I/Q 30-dB gain





The QUADRO Chip






Measurement Setup



- 70-dB maximum conversion gain
- 1.4 GHz bandwidth
- Average 20-dB image-rejection ratio
- Better than -10 dB input and output match




LNA Noise Figure




- Cold attenuator scalar SSB NF measurements
- 0.55 dB minimum noise figure
- Degradation at low and high frequency due to insufficient PPF image noise rejection
- Additional cryogenic LNA might be required for direct qubit readout

VCO Phase Noise

296 K





3.5 K





A. Ruffino et al., ISSCC 2021
Y. Peng et al., JSSC 2022

Time-Domain I/Q Measurements



- Real-time I/Q output waveforms acquired at 3.5 K show 6° phase imbalance at center band (680 MHz IF frequency)


Polar Constellation Diagram






- A linear AM and PM signal is sent at the receiver input with a vector signal generator
- The downconverted I/Q output waveforms are sampled by an oscilloscope and baseband signals are reconstructed off-chip
- The I/Q receiver tracks the input signal in the polar constellation plot

Power Dissipation

- The chip consumes 108 mW at 3.5 K
- With 1.4 GHz bandwidth, considering 10 MHz qubit bandwidth and 10 MHz spacing, one can read 70 qubits with 1.5 mW/qubit



RF Reflectometry of QDs







- At 50 mK, the 40-nm CMOS quantum dots show regular Coulomb oscillations in DC, which can also be resolved in RF reflectometry.


Superconducting Qubit Design

Anatomy of a SC Qubit (Transmon)

- Similar to a LC tank with a non-linear load (a double Josephson junction)




Fabricating Qubits at EPFL: the Xmon




Fabrication: Simone Frasca
Collaboration with HQC Lab
Pasquale Scarlino & Marco Scigliuzzo
Thanks to Tobias Kippenberg, Shingo Kono
and Amir Youssefi

Characterization of the Xmon


Relaxation Time = T_1





Dephasing Time = T_ϕ



Decoherence Time = T_2





Characterization of the Xmon (2)





Trends

Proposals for Scalable Fault-Tolerant 2D Qubit Arrangements



M. Veldhorst *et al.* (UNSW),
Nature Comm. (2017)




R. Li *et al.*, *arXiv 1711.03807* (2017)

Operation of a silicon quantum processor unit cell above one kelvin


C. H. Yang^{1[✉]}, R. C. C. Leon¹, J. C. C. Hwang^{1,6}, A. Saraiva¹, T. Tantt¹, W. Huang¹,
J. Camirand Lemyre², K. W. Chan¹, K. Y. Tan^{3,7}, F. E. Hudson¹, K. M. Itoh⁴, A. Morello¹,
M. Pioro-Ladrière^{2,5}, A. Laucht¹ & A. S. Dzurak^{1[✉]}

Nature 580, 2020
Courtesy: A. Dzurak




Silicon Quantum Dot Devices with a Self-aligned Second Gate Layer


Quantum dot hole spin qubit integrated in a bulk-Si FinFET



Ramsey fringes



Coherence





L.C. Camenzind et al., arXiv:2103.07369v1 (2021)

Courtesy: A. Kuhlmann

The germanium quantum information route



Scappucci group: materials \longleftrightarrow Veldhorst group: qubits

Strained Ge/SiGe on a Si wafer



High mobility, low percolation density


Four-qubit germanium quantum processor



2x2 spin-qubit array 1,2,3,4 qubit gates
Coherent entanglement of 4-qubit state


Hendrickx et al. Nat. Comm (2018)
A. Sammak et al. Adv. Fun. Mat. (2019)
Hendrickx et al. PRB (2019)
Lodari et al. PRB (r) (2019)
Lawrie et al. APL (2020)
Lawrie et al. Nano Letters (2020)
Hendrickx et al. Nat. Comm (2020)
Hendrickx et al. Nature (2020)
Lodari et al. PRB (2020)
Lodari et al. Arxiv (2020)
G. Scappucci et al. Arxiv.(2020)
Van Riggelen et al. Arxiv (2020)
Hendrickx et al. Arxiv(2020)

Conclusions



- Cryo-CMOS technology is key to scalability of quantum computers
- High-temperature CMOS-compatible qubits will get prevalent
- Other technologies like 3D integration could be important enablers

Thank you <http://aqua.epfl.ch>



IceQubes 2019, 2021; next edition: 2023