Advanced FPGA design

ISOTDAQ 2023 @ Istanbul (Turkey) 17/06/2023

Prepared by Manoel Barros Marin

Presented by Maurício Féo





International School of Trigger and Data Acquisition



Advanced FPGA (ISOTDAQ 2023 @ Istanbul (Turk

17/06/2023

Notes like this one were added by Mauricio

Prepared by Manoel Barros Marin

Presented by Maurício Féo





International School of Trigger and Data Acquisition





Maurício Féo

Outline:

- ... from the previous lesson
- Key concepts about FPGA design
- FPGA gateware design workflow
- Summary







Outline:

... from the previous lesson

Key concepts about FPGA design
FPGA gateware design workflow
Summary





Maurício Féo

What is an Field Programmable Gate Array (FPGA)?

What is an Field Programmable Gate Array (FPGA)?

FPGA - Wikipedia https://en.wikipedia.org/wiki/Field-programmable_gate_array A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".


What is an Field Programmable Gate Array (FPGA)?


FPGA - Wikipedia

https://en.wikipedia.org/wiki/Field-programmable_gate_array A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".




- FPGA fabric (matrix like structure) made of:
 - 1/0-cells to communicate with outside world
 - Logic cells
 - \circ Look-Up-Table (LUT) to implement combinatorial logic
 - $\circ~$ Flip-Flops (D) to implement sequential logic
 - Interconnect network between logic resources
 - Clock tree to distribute the clock signals





• But it also features Hard Blocks:

Example of FPGA architecture





Outline:

• …from the previous lesson

Key concepts about FPGA design

FPGA gateware design workflow
Summary






Maurício Féo

Key concepts about FPGA design FPGA gateware design is <u>NOT programming</u>





- Programming
 - Code is written and translated into instructions
 - Instructions are executed sequentially by the CPU(s)
 - Parallelism is achieved by running instructions on multiple threads/cores
 - Processing structures and instructions sets are fixed by the architecture of the system

VS.

• FPGA gateware design

- No fixed architecture, the system is built according to the task
- Building is done by describing/defining system elements and their relations
- Intrinsically parallel, sequential behaviour is achieved by registers and Finite-State-Machines (FSMs)
- Defined through a hardware description language (HDL), High Level Synthesis (HLS) or schematics





• Example of a WAIT statement (Programming Language VS. HDL)



- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>)

sleep(5); // sleep 5 seconds



- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>)
 sleep(5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks



- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>)
 sleep (5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - \circ Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks

 \circ Synthesizable (for simulation and/or FPGA implementation)

```
simple delay counter : process (delay rst, delay clk, delay ena)
begin -- process
 if delay rst = '1' then
    s count <= delay ld value;</pre>
    s delay done <= '0';</pre>
  elsif rising edge(delay clk) then
    if delay ena = '1' then
      if delay ld = '1' then
        s count <= delay ld value;</pre>
      else
        s_count <= s_count - 1;</pre>
      end if;
    end if:
    if s count = 0 then
      s delay done <= '1';</pre>
    else
      s delay done <= '0';</pre>
    end if;
  end if;
 end process;
```







- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>) sleep(5); // sleep 5 seconds
 - In HDL (e.q. VHDL): ٠
 - Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks

• Synthesizable (for simulation and/or FPGA implementation)

```
simple delay counter : process (delay rst, delay clk, delay ena)
begin -- process
  if delay rst = '1' then
    s count <= delay ld value;</pre>
    s delay done <= '0';</pre>
  elsif rising edge(delay clk) then
    if delay ena = '1' then
      if delay ld = '1' then
        s count <= delay ld value;</pre>
      else
        s_count <= s_count - 1;</pre>
     end if:
    end if:
    if s count = 0 then
      s delay done <= '1';</pre>
    else
      s delay done <= '0';</pre>
    end if:
 end if:
 end process;
                     HDL to RTL
```



Register Transfer Level (RTL)

http://en.wikipedia.org/wiki/Register-transfer_level


A design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between registers and logical operations performed on those signals

Example of a WAIT statement (Programming Language VS. HDL)

- In programming language (e.g. C) (Unix, #include <unistd.h>)
 sleep (5); // sleep 5 seconds
- In HDL (e.g. VHDL):
 - Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks

 \circ Synthesizable (for simulation and/or FPGA implementation)










SystemVerilog

- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>)
 sleep (5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - \circ Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks


 $\circ~$ Synthesizable (for simulation and/or FPGA implementation)



- Example of a WAIT statement (Programming Language VS. HDL)
 - In programming language (e.g. C) (Unix, #include <unistd.h>)
 sleep (5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - \circ Not synthesizable (only for simulation test benches)

wait for 5 sec; -- handy for TB clocks

 \circ Synthesizable (for simulation and/or FPGA implementation)








Key concepts about FPGA design Timing in FPGA gateware design is critical



Key concepts about FPGA design <u>Timing</u> in FPGA gateware design is critical




• Data propagates in the form of electrical signals through the FPGA



Key concepts about FPGA design <u>Timing</u> in FPGA gateware design is critical




Data propagates in the form of electrical signals through the FPGA



Key concepts about FPGA design <u>Timing</u> in FPGA gateware design is critical



Data propagates in the form of electrical signals through the FPGA



• If these signals do not arrive to their destination on time...


The consequences may be catastrophic!!!

Key concepts about FPGA design

When designing FPGA gateware you have to think HARD... ٥ 0

Key concepts about FPGA design

When designing FPGA gateware you have to think





Maurício Féo


Outline:

- …from the previous lesson
- Key concepts about FPAA design
- FPGA gateware design workflow

• Summary







Project Specification

This is the most critical step...

The rest of the design process is based on it!!!



Project Specification

This is the most critical step...



The rest of the design process is based on it!!!



Project Specification

This is the most critical step...



• Gather requirements from the users

users The rest of the design process is based on it!!!

Project Specification


This is the most critical step...



- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)

Example of General Purpose Gateware

The rest of the design process is based on it!!!



Project Specification


This is the most critical step...



• Gather requirements from the users

The rest of the design process is based on it!!!

- Specify:
 - Target application (General purpose or Specific)




Example of Application Specific Gateware

Project Specification

This is the most critical step...



- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)



Example of FPGA Architecture

The rest of the design process is based on it!!!


Project Specification

This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)



Small FPGA vendors may target specific markets (e.g. Microsemi offers high reliable FPGAs, etc..)




The rest of the design process is based on it!!!

Source: The Information Network (www.theinformationnet.com)

Project Specification

This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))



Example of COTS board (Xilinx Devkit)

The rest of the design process is based on it!!!



(*) Commercial Off-The-Shelf (COTS) $^{
m 37}$

Project Specification

This is the most critical step...


- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)

Example of FPGA Vendor Tools

🐮 😂 🖩 🕼 🕫 🖬 🐘 🗙 🖑	Main a a a a a a a a a a a a a a a a a a	Quartus II - D:/Users/SVN/DROJECTS/		T_TOP - UART_TOP - [uar	t_top.vhd]			- 6 ×	
Flow Navigator	Implemented Desig				0 0 F 12 M	hn (3 🕨			
へ国際	Netist	Project Navigator							
 Project Istanger 	■ ■	Erdy State P261, N2710C2 State III P261, N2710C2 State III P261, N2710C2 State III P261, N2710C2 State III P261, N2710C2 State IIII P261, N2710C2 State IIII P261, N2710C2 State IIIII P261, N2710C2 State IIIIII P261, N2710C2 State IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			Norm	Values 9 9 9 4 4 4 4 4 4 4 4 4 4 4 5 4 4 5 4 5			
Open Hardware Session	pen_sons		A branc . B Henry Store		<u>III</u>	Cetault	twelg*		
Launch IMPACT	Type a Tol o	System (Processing) Estra Info) Info	Denix Press t Press and try Solder sideg doublished protes. Press and a sold rest about the sold Press and the sold try the sold sold sold sold sold sold sold sold sold						

Example of Commercial Tools

The rest of the design process is based on it!!!



$^{(*)}$ Commercial Off-The-Shelf (COTS) $^{\rm 38}$

Project Specification

This is the most critical step...



- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)

Project Specification

This is the most critical step...



- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)




Project Specification

This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)





Project Specification


This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)









Project Specification


This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)
 - Design language (HDL, Schematics or HLS)

HDL are the most popular for RTL design but... Schematics or HLS may be better in some cases (e.g. SoC bus interconnect, etc..)

Examples of Design Languages

31					
32	entity XuLA	2 is			
33	Port (PB1	:	in	STD_LOGIC;
34	i	PB2		in	STD_LOGIC;
35	1	PB3		in	STD_LOGIC;
36	1	PB4		in	STD_LOGIC;
37	:	LED1	:	out	STD_LOGIC;
38	:	LED2		out	STD_LOGIC;
39		LED3	:	out	STD_LOGIC;
40	:	LED4		out	STD_LOGIC);
41	end XuLA 2;				



Project Specification

This is the most critical step...



The rest of the design process is based on it!!!

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)
 - Design language (HDL, Schematics or HLS)
 - Coding convention

Example of Coding Convention

description	extension	example
variable	prefix v	v_Buffer
alias	prefix a	a_Bit5
constant	prefix c	c_Lenght
type definition	prefix t	t_MyType
generics	prefix g	g_Width

Your code should be readable

44

Project Specification

This is the most critical step...

- Gather requirements from the users
- Specify:

###

put put put xfi xfi xfi

48 49

- Target application (General purpose or Specific)
- Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
- FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.
- Electronic board (Custom or COTS (*))
- Development tools (FPGA vendor or Commercial)
- Optimization (Speed, Area, Power or default)
- Design language (HDL, Schematics or HLS)


Coding convention	Par Helb, press P1	<pre>/ Leading vere-bidet(bidet_acch) / L / L / L / L / L / L / L / L / L / L</pre>	⊕W interventy of the log(j) = {(cond j) = m(i) j +	
Software interface (GUI, Scripts or both)	Example of TCL script	1973 Tea San San San San San San San San San Sa		s 1036 m
######################################	BT-FPGA Core ####################################	Xil	inx ISE TCL console	
	Tcl Console			
Comment: Adding Common files:				
s "->"				
s "-> Adding common files of the GBT-FPGA Core to the ISE pro s "->"				
le add \$SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd				
le add \$SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_deco le add \$SOURCE PATH/gbt bank/core_sources/gbt_rx/gbt_rx_deco				
	🗐 Console 👩 Errors \Lambda Warnings	Tel Concolo	Find in Files Desults	45

Errors

Warnings

Tcl Console

The rest of the design process is based on it!!!



Example of GUIs



The rest

Project Specification

- This is the most critical step...
- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transci
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Mi
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)
 - Design language (HDL, Schematics or HLS)
 - Coding convention

47

48 49 Softwa

Automate as much as you can, specially for big projects!

- Compilation
- Simulation
- Hardware tests

Tcl Console

46

Find in Files Results

Software interface (GUI, Scripts or both)	Example of TCL script	la mengeneen Transmer Jen stree teks 1 Jen stree teks 1
######################################	e GBT-FPGA Core ####################################	Xilinx ISE TCL console
	Tcl Console	
## Comment: Adding Common files:		
puts "->" puts "-> Adding common files of the GBT-FPGA Core to the ISE pr puts "->"		
xfile add \$SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd		
xfile add \$SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_deco xfile add \$SOURCE PATH/gbt bank/core sources/gbt rx/gbt rx deco		

Console


Errors

Warnings

Project Specification

This is the most critical step...

- Gather requirements from the users
- Specify:
 - Target application (General purpose or Specific)
 - Main features (e.g. System bus, SoC, Multi-gigabit transceivers, etc.)
 - FPGA vendor (e.g. AMD Xilinx, Intel (Altera), Microchip (Microsemi), etc.)
 - Electronic board (Custom or COTS (*))
 - Development tools (FPGA vendor or Commercial)
 - Optimization (Speed, Area, Power or default)
 - Design language (HDL, Schematics or HLS)
 - Coding convention
 - Software interface (GUI, Scripts or both)
 - Use of files repository (SVN, GIT, etc.. or none)







Project Specification

This is the most critical step...

- Block diagram of the system
 - Include the FPGA logic...
 - ... but also the on-board devices and related devices
 - May combine different abstraction levels

Example of system block diagram





Project Specification

This is the most critical step...



• Pin planning


Pin assignments are one type of Location Constraints

Critical for Custom Boards!!!




Example of Pin Planner GUI

The rest of the design process is based on it!!!



50


FPGA gateware design workflow Design Entry



Design Entry: Modularity & Reusability

- Your system should be Modular
 - Design at RTL level (think hard...ware)
 - Well defined clocks and resets schemes
 - Separated Data & Control paths
 - Multiple instantiations

Good example of Modular System



• Your code should be Reusable

- Add primitives (and modules) to the system by inference when possible
- Use parameters in your code (e.g. generics in VHDL, parameters in Verilog, etc.)
- Centralise parameters in external files (e.g. packages in VHDL, headers in Verilog, etc.)
- Use configurable modules interfaces when possible (e.g. parametrised vectors, records in VHDL, etc.)
- Use standard features (e.g. I2C, Wishbone, etc.)
- Use standard IP Cores (e.g. from www.OpenCores.org, etc.)
- Avoid vendor specific IP Cores when possible
- Talk with your colleagues and see what other FPGA designers are doing

Patti

Gener

Res

Design Entry: <u>Modularity & Reusability</u>

- Your system should be Modular
 - Design at RTL level (think hard...ware)
 - Well defined clocks and resets schemes
 - Separated Data & Control paths
 - Multiple instantiations

Seriously, talk to your colleagues before wasting your time on code!

 They might have done what you need already!

• Your code should be Reusable

- Add primitives (and modules) to the system by inference when possible
- Use parameters in your code (e.g. generics in VHDL, parameters in Verilog, etc.)
- Centralise parameters in external files (e.g. packages in VHDL, headers in Verilog, etc.)

Reset

Clock

- Use configurable modules interfaces when possible (e.g. parametrised vectors, records in VHDL, etc.)
- Use standard features (e.g. I2C, Wishbone, etc.)
- Use standard IP Cores (e.g. from www.OpenCores.org, etc.)
- Avoid vendor specific IP Cores when possible
- Talk with your colleagues and see what other FPGA designers are doing

Design Entry: <u>Coding for Synthesis</u>

Synthesizable code is intended for FPGA implementation

• Use non-synthesizable HLD statements only in simulation test benches

A fundamental guiding principle when coding for synthesis is to minimize, if not eliminate, all structures and directives that could potentially create a mismatch between simulation and synthesis. From book "Advanced FPGA Design" by Steve Kilts (Copyright © 2007 John Wiley & Sons, Inc.)

• The RTL synthesis tool is expecting a synchronous design...

Design Entry: <u>Coding for Synthesis</u>

Synthesizable code is intended for FPGA implementation

• Use non-synthesizable HLD statements only in simulation test benches

A fundamental guiding principle when coding for synthesis is to minimize, if not eliminate, all structures and directives that could potentially create a mismatch between simulation and synthesis. From book "Advanced FPGA Design" by Steve Kilts (Copyright © 2007 John Wiley & Sons, Inc.)

• The RTL synthesis tool is expecting a synchronous design...

But what is a synchronous design???



Design Entry: Coding for Synthesis

Synthesizable code is intended for FPGA implementation


• Use non-synthesizable HLD statements only in simulation test benches

A fundamental guiding principle when coding for synthesis is to minimize, if not eliminate, all structures and directives that could potentially create a mismatch between simulation and synthesis. From book "Advanced FPGA Design" by Steve Kilts (Copyright © 2007 John Wiley & Sons, Inc.)

• The RTL synthesis tool is expecting a <u>synchronous design</u>...


Synchronous design is the one compose by combinatorial logic (e.g. logic gates, multiplexors, etc..) and sequential logic (registers that are triggered on the edge of a single clock),


Combinatorial Logic



Sequential Logic

Synchronous design







Design Entry: <u>Coding for Synthesis</u>

- Combinatorial logic coding rules
 - Sensitivity list must include ALL input signals Not respecting this may lead to non responsive outputs under changes of input signals
 - ALL output signals must be assigned under ALL possible input conditions Not respecting this may lead to undesired latches (asynchronous storage element)
 - No feedback from output to input signals
 Not respecting this may lead to unknown output states (metastability) & undesired latches

Good combinatorial coding for synthesis




Bad combinatorial coding for synthesis




Design Entry: <u>Coding for Synthesis</u>

- Sequential logic coding rules
 - Only clock signal (and asynchronous set/reset signals when used) in sensitivity list Not respecting this may produce undesired combinatorial logic
 - All registers of the sequence must be triggered by the same clock edge (either Rising or Falling) Not respecting this may lead to metastability at the output of the registers
 - Include all registers of the sequence in the same reset branch Not respecting this may lead to undesired register values after reset

Good sequential coding for synthesis



Bad sequential coding for synthesis




Design Entry: <u>Coding for Synthesis</u>

- Synchronous design coding rules:
 - FULLY synchronous design
 - No combinatorial feedback
 - o No asynchronous latches


Not respecting this may lead to incorrect analysis from the FPGA design tool

- Register ALL output signals (input signals also recommended) Not respecting this may lead to uncontrolled length of combinatorial paths
- Properly design of reset scheme (mentioned later)
 Not respecting this may lead to undesired register values after reset
- Properly design of clocking scheme (mentioned later)
 Not respecting this may lead to metastability at the output of the registers & Misuse of resources
- Properly handle Clock Domain Crossings (CDC) (mentioned later) Not respecting this may lead to metastability at the output of the registers



Design Entry: <u>Coding for Synthesis</u>

- Finite State Machines (FSMs):
 - Digital logic circuit with a finite number of internal states
 - Widely used for system control
 - Two variants of FSM
 - \circ $\,$ Moore: Outputs depends only on the current state of the FSM $\,$
 - Mealy: Outputs depends only on the current state of the FSM as well as the current values of the inputs
 - Modelled by State Transition Diagrams



- Many different FSM coding styles (But not all of the are good!!)
- FSM coding considerations:
 - Synchronize inputs & outputs
 - \circ $\,$ Outputs may be assigned during states or state transitions $\,$
 - \circ Be careful with unreachable/illegal states
 - You can add counters to FSMs



Design Entry: <u>Reset Scheme</u> A bad rese

A bad reset scheme may get you crazy!!!

- Used to initialize the output of the registers to a know state
- It has a direct impact on:
 - Performance
 - Logic utilization
 - Reliability
- Different approaches:
 - \circ Asynchronous

Pros: No free running clock required, easier timing closure

Cons: skew, glitches, simulation mismatch, difficult to debug, extra constraints, etc.

 \circ Synchronous

Pros: No Skew, No Glitches, No simulation mismatch, Easier to debug, No extra constraints, etc.. **Cons:** Free-running clock required, More difficult timing closure

o No Reset Scheme

Pros; Easier Routing, Less resources, Easiest timing closure

Cons: Only reset at power up (in some devices not even that...) <- In fact, reset is not always needed

 \circ Hybrid: Usually in big designs (Avoid when possible!!!)



Design Entry: <u>Reset Scheme</u>

A bad reset scheme may get you crazy!!!

- Used to initialize the output of the registers to a know state
- It has a direct impact on:
 - Performance
 - Logic utilization
 - Reliability
- Different approaches:
 - \circ Asynchronous

Pros: No free running clock required, easier timing closure

Cons: skew, glitches, simulation mismatch, difficult to debug, extra constraints, etc.

 \circ Synchronous

Pros: No Skew, No Glitches, No simulation mismatch, Easier to debug, No extra constraints, etc.. **Cons:** Free-running clock required, More difficult timing closure

o No Reset Scheme

Pros; Easier Routing, Less resources, Easiest timing closure

Cons: Only reset at power up (in some devices not even that...) <- In fact, reset is not always needed


• Hybrid: Usually in big designs (Avoid when possible!!!)

My advise is... You should use Synchronous reset by default

Design Entry: <u>Clocks Scheme</u>


Clocking resources are very precious!!!


- Clock regions
- Clock trees (Global & Local)
- Other FPGA clocking resources
 - Clock capable pins
 - Clock buffers
 - Clock Multiplexors
 - PLLs & DCM



63

• Bad practices when designing your clocking scheme





No Stable Data (Metastable Area)


• Clock Domain Crossing (CDC)




• Clock Domain Crossing (CDC)



- Clock Domain Crossing (CDC): <u>The problem...</u>
 - Clock Domain Crossing (CDC) : passing a signal from one clock domain to another (A to B)
 - If clocks are unrelated to each other (asynchronous) timing analysis may not be reliable
 - Setup and Hold times of FlipFlop B are likely to be violated -> Metastability!!!




• Clock Domain Crossing: <u>The workaround...</u>



Be aware of FIFO overflow/underflow!!!

• Clock Domain Crossing: <u>The workaround...</u>



Timing will be your worst

Be aware of FIFO overflow/underflow!!!

FPGA gateware design workflow Design Entry: Primitives & IP Cores

- **Primitives:** Basic components of the FPGA
 - Vendor (and device) specific
 - Examples: Buffers (I/O & Clock), Registers, BRAMs, DSP blocks, Logic Gates (programed LUTs)
- Hard IP Cores: Complex hardware blocks embedded into the FPGA
 - Vendor (and device) specific
 - Fixed I/O location
 - In many cases they may be set through GUI (Wizards)
 - Examples: : PLLs, Multi-gigabit Transceivers, Ethernet MAC, Microprocessors, etc..
- Soft IP Cores: Complex (or simple) modules ready to be implemented
 - They may be vendor specific or agnostic:
 - Vendor Specific: Encrypted Code or Requires Hard IP Core
 - Vendor Agnostic: Commercial or Open Source (www.OpenCores.org)
 - In many cases they may be set through GUI (Wizards)
 - Examples: : All kind of modules
- Two ways of adding Primitives & IP Cores to your system:
 - <u>Instantiation</u>: The module is EXPLICITLY added to the system
 - <u>Inference:</u> The module is IMPLICITLY added to the system

Instantiated FlipFlop (for Microsemi ProAsic3)

```
DFN1C1 FlipFlop (
	.D (Input_D),
	.CLK (Clk),
	.CLR (Rst),
	.Q (Output_Q));
```

70

Inferred FlipFlop (Verilog)

```
always @(posedge Clk or posedge Rst)
begin
    if (Rst)
        Output_Q <= 0;
    else
        Output_Q <= Input_D;
    end</pre>
```

Design Entry: <u>Primitives & IP Cores</u>

- **Primitives:** Basic components of the FPGA
 - Vendor (and device) specific



- Examples: Buffers (I/O & Clock), Registers, BRAMs, DSP blocks, Logic Gates (programed LUTs)
- Hard IP Cores: Complex hardware blocks embedded into the FPGA
 - Vendor (and device) specific
 - Fixed I/O location
 - In many cases they may be set through GUI (Wizards)
 - Examples: : PLLs, Multi-gigabit Transceivers, Ethernet MAC, Microprocessors, etc..
- Soft IP Cores: Complex (or simple) modules ready to be implemented
 - They may be vendor specific or agnostic:
 - Vendor Specific: Encrypted Code or Requires Hard IP Core
 - Vendor Agnostic: Commercial or Open Source (www.OpenCores.org)
 - In many cases they may be set through GUI (Wizards)
 - Examples: : All kind of modules
- Two ways of adding Primitives & IP Cores to your system:
 - <u>Instantiation</u>: The module is EXPLICITLY added to the system
 - <u>Inference:</u> The module is IMPLICITLY added to the system

Instantiated FlipFlop (for Microsemi ProAsic3)

```
DFN1C1 FlipFlop (
	.D (Input_D),
	.CLK (Clk),
	.CLR (Rst),
	.Q (Output_Q));
```

Inferred FlipFlop (Verilog)

```
always @(posedge Clk or posedge Rst)
begin
    if (Rst)
        Output_Q <= 0;
    else
        Output_Q <= Input_D;
    end</pre>
```

Design Entry: <u>Primitives & IP Cores</u>

- **Primitives:** Basic components of the FPGA
 - Vendor (and device) specific
 - Examples: Buffers (I/O & Clock), Registers, BRAMs, DSP blocks, Logic Gates (programed LUTs)
- Hard IP Cores: Complex hardware blocks embedded into the FPGA
 - Vendor (and device) specific
 - Fixed I/O location
 - In many cases they may be set through GUI (Wizards)
 - Examples: : PLLs, Multi-gigabit Transceivers, Ethernet MAC, Microprocessors, etc..
- Soft IP Cores: Complex (or simple) modules ready to be implemented
 - They may be vendor specific or agnostic:
 - Vendor Specific: Encrypted Code or Requires Hard IP Core
 - Vendor Agnostic: Commercial or Open Source (www.OpenCores.org)
 - In many cases they may be set through GUI (Wizards)
 - Examples: : All kind of modules
- Two ways of adding Primitives & IP Cores to your system:
 - <u>Instantiation</u>: The module is EXPLICITLY added to the system
 - <u>Inference:</u> The module is IMPLICITLY added to the system





```
Instantiated FlipFlop
(for Microsemi ProAsic3)
```

```
DFN1C1 FlipFlop (
	.D (Input_D),
	.CLK (Clk),
	.CLR (Rst),
	.Q (Output_Q));
```

Inferred FlipFlop (Verilog)

```
always @(posedge Clk or posedge Rst)
begin
    if (Rst)
        Output_Q <= 0;
    else
        Output_Q <= Input_D;
    end</pre>
```


Synthesis

- What does it do?
 - Translates the schematic or HDL code into elementary logic functions
 - Defines the connection of these elementary functions
 - Uses Boolean Algebra and Karnaugh maps to optimize logic functions
- The FPGA design tool optimizes the design during synthesis

It may do undesired changes to the system (e.g. remove modules, change signal names, etc.)!!!

• Always check the synthesis report

- Warnings & Errors
- Estimated resource utilization
- Optimizations
- And more...
- And also check the RTL/Technology viewers




Example of Synthesis Report

FPGA gateware design workflow Constraints: Timing

- For a reliable system, the timing requirements for all paths must be provided to the FPGA design tool.
- Provided through constraint files (e.g. Xilinx .XDC, etc..) or GUI (that creates/writes constraint files).
- The most common types of path categories include:
 - Input paths
 - Output paths
 - Register-to-register paths (combinatorial paths)
 - Path specific exceptions (e.g. false path, multi-cycle paths, etc.)
- To efficiently specify these constraints:
 - 1) Begin with global constraints (in many cases with this is enough)
 - 2) Add path specific exceptions as needed
- Over constraining will difficult the routing

Example of timing constraint (Xilinx .ucf)



TIMEGRP DATA_IN OFFSET = IN 1 VALID 3 BEFORE CLK RISING;

FPGA gateware design workflow Constraints: <u>Physical</u>

• Pin planning


Synthesized Design - netlist_2 - synth_2 constrs_2 xc7k70tfbg484-2	2 make active
netlist_1 - synth_1 constrs_2 xc7k70tfbg484-2 × B netlist	
	D Open
Netist _ 🗆 🖻 🗠	III Package X 🛞 Device X
🛣 🔄 🛃	1 2 3 4 5 6 7 8 9 10 11 12 1
🕅 bft 🔹	
😟 🖓 🔂 Nets (1918)	
🖶 🗁 Primitives (336)	
arnd1 (round_1)	
⊕	
marnd3 (round_3)	
< III > D	
Sources 🕅 Netlist	
a arnd4 (round_4) a gressLoop[0].egressFifo (FifoBuffer_NO9_egressLoop_0_eg a gressLoop[1].egressFifo (FifoBuffer) a gressLoop[2].egressFifo (FifoBuffer_NO3_egressLoop_2_eg a gressLoop[3].egressFifo (FifoBuffer_NO8_egressLoop_3_eg a gressLoop[4].egressFifo (FifoBuffer_NO14_egressLoop_4_e a gressLoop[5] egressFifo (FifoBuffer_NO14_egressLoop_4_e a gressLoop[5] egressFifo (FifoBuffer_NO2_egressLoop_4_e a gressLoop[5] egressFifo (FifoBuffer_NO2_egressLoop_4_e a gressLoop[5] egressFifo (FifoBuffer_NO2_egressLoop_4_e	

As previously mentioned... You should do Pin Planning during Specification Stage

• Floorplanning


- Try to place logic close to their related I/O pins
- Try to avoid routing across the chip
- Place the Hard IP cores, the related logic will follow
- You can separate the logic by areas (e.g. Xilinx Pblocks)

Floorplanning may improve routing times and allow faster system speeds... but too much will difficult the routing!!!



Implementation

- The FPGA design tool:
 - 1) Translates the Timing and Physical constraints in order to guide the implementation
 - 2) Maps the synthesized netlist:
 - \circ Logic elements to FPGA logic cells
 - \circ Hard IP Cores to FPGA hard blocks
 - \circ $\,$ Verifies that the design can fit the target device
 - 3) Places and Routes (P&R) the mapped netlist:
 - \circ Physical placement of the FPGA logic cells
 - \circ Physical placement of the FPGA hard blocks
 - \circ $\ \mbox{Routing of the signals through the interconnect network & clock tree$
- The FPGA design tool may be set for different optimizations (Speed, Area, Power or default)
- Physical Placement & Timing change after re-implementing (use constraints to minimize these changes)
- You should always check the different reports generated during implementation



Implementation

- The FPGA design tool:
 - 1) Translates the Timing and Physical constraints in order
 - 2) Maps the synthesized netlist:
 - \circ Logic elements to FPGA logic cells
 - \circ Hard IP Cores to FPGA hard blocks
 - $_{\odot}$ Verifies that the design can fit the target device
 - 3) Places and Routes (P&R) the mapped netlist:
 - \circ Physical placement of the FPGA logic cells
 - \circ Physical placement of the FPGA hard blocks
 - \circ $\ \mbox{Routing of the signals through the interconnect network & clock tree$
- The FPGA design tool may be set for different optimizations (Speed, Area, Power or default)
- Physical Placement & Timing change after re-implementing (use constraints to minimize these changes)
- You should always check the different reports generated during implementation

The behavior might differ among compilations!

- Place & Route is "random"
- Logic usage varies
- Implementation might vary


Interconne

Static Timing Analysis

- The FPGA design tool analyses the signals propagation delays and clock relationships after P&R
- A timing report is generated, including the paths that did not meet the timing requirements
- Rule of thumb for timing violations:
 - Setup violations: Too long combinatorial paths
 - Hold violations: Issue with CDC and/or Path specific exceptions
- The timing closure flow:

Static Timing Analysis

- The FPGA design tool analyses the signals propagation delays and clock relationships after P&R
- A timing report is generated, including the paths that did not meet the timing requirements




Bitstream Generation & FPGA Programming

- Bitstream:
 - Binary file containing the FPGA configuration data
 - Each FPGA vendor has its own bitstream file extension (e.g. .bit (Xilinx), .sof (Altera))
- FPGA programming:
 - Bitstream is loaded into the FPGA through JTAG
 - Configuration data may be stored in on-board FLASH and loaded by the FPGA at power up
 - Remote programming (e.g. through Ethernet)
 - Multiboot/Safe FPGA configuration


Bitstream Generation & FPGA Programming

- **Bitstream**:
 - Binary file containing the FPGA configuration data
 - Each FPGA vendor has its own bitstream file extension (e.g. .bit (Xilinx), .sof (Altera))
- FPGA programming: •
 - Bitstream is loaded into the FPGA through JTAG
 - Configuration data may be stored in on-board FLASH and loaded by the FPGA at power up
 - Remote programming (e.g. through Ethernet)
 - Multiboot/Safe FPGA configuration




Simulation

- Event-based simulation to recreate the parallel nature of digital designs
- Verification of HDL modules and/or full systems
- HDL simulators:
 - Most popular: Modelsim/Questa
 - Other simulators: Vivado Simulator (Xilinx), Icarus Verilog (Open-source), etc.
- Different levels of simulation
 - Behavioural: simulates only the behaviour of the design
 - Functional: uses realistic functional models for the target technology
 Slow
 - Timing : most accurate. Uses Implemented design after timing analysis Very Slow
- Advanced simulation suites available (e.g. Universal Verification Methodology (UVM))



Example of simulator wave window




Fast

Simulation


- Event-based simulation to recreate the parallel nature
- Verification of HDL modules and/or full systems
- HDL simulators:
 - Most popular: Modelsim/Questa
 - Other simulators: Vivado Simulator (Xilinx), Icarus Ver
- Different levels of simulation
 - Behavioural: simulates only the behaviour of the desig
 - Functional: uses realistic functional models for the tar
 - Timing : most accurate. Uses Implemented design afte

Don't neglect verification! Don't neglect verification! Don't neglect verification!

- OSVVM
- UVVM
- Formal Verification
- Advanced simulation suites available (e.g. Universal Verification Methodology (UVM))



Example of simulator wave window



In-System Analysers & Virtual I/Os

- Your design is up... and also running?
- Most FPGA vendors provide in-system analyzers & virtual I/Os
- Can be embedded into the design and controlled by JTAG
- Allow monitoring but also control of the FPGA signals
- Minimize interfering with the your system by:

Placing extra registers between the monitored signals and the In-System Analyser


- It is useful to spy inside the FPGA... but the issue may come form the rest of the board!!!
- Remember... it is HARDWARE


Example of In-System Analyser (Altera SignalTap II)


log: 2006/05/0 click1								to insert time bar			
Туре	Alias		-1	0	1	2	3	4	5	6	7
Ð		E	013h	X		012h		X			
0											
0											
0											
Ø		E	8CBCh	X 008CI	h X	000)9h	CCE	3Dh X		
•											
				1							
							2010				
											1
•				i i							
0		[:		1						FFFFh	

Example of Virtual I/Os (Xilinx VIO)


VIO Console - DEV:0 MyDevice0 (XC7K325T) UNIT:0 MyVIO0 (VIO)						
Bus/Signal						
- LATENCY-OPTIMIZED GBT LINK (LOW WHEN STANDARD GBT)	•					
-TX PLL LOCKED	•					
-MGT READY	•					
-RX_WORDCLK ALIGNED (ALIGNED TO TX_WORDCLK) (LOW WHEN STANDARD GBT)	•					
-RX_FRAMECLK ALIGNED (ALIGNED TO TX_FRAMECLK) (LOW WHEN STANDARD GBT)	•					
-RX GBT READY	•					
← RX BITSLIP NUMBER	00					
- FPGA_CLKOUT ('0' -> TX_FRAMECLK '1' -> TX_WORDCLK)						
← LOOPBACK ('0' -> NORMAL '2' -> PMA LOOPBACK) (XILINX UG366 PAGE 124)						
- GENERAL RESET	л					
▷- ENCODING SELECTOR ('0' -> GET FRAME '1' -> WIDE-BUS)						
← PATTERN SELECT ('1' -> COUNTER '2' -> STATIC others -> NO DATA ERROR DETECTION)						
-RESET RX GBT READY LOST FLAG	л					
-RX GBT READY LOST FLAG	۲					
-RESET DATA ERROR SEEN FLAG	л					
- COMMON DATA ERROR SEEN FLAG	9					
-WIDE-BUS EXTRA DATA ERROR SEEN FLAG	۲					
- ENC8B10B EXTRA DATA ERROR SEEN FLAG	۲					
-TX HEADER SELECTOR ('0' -> IDLE + '1' -> DATA)	л					
RX HEADER IS DATA FLAG ('0' -> IDLE + '1' -> DATA)	۲					














Debugging Techniques






Debugging Techniques


Follow the chain






Debugging Techniques

Follow the chain






Debugging Techniques

Follow the chain


Divide & Conquer GLIB PCIe CLK MLVDS -----2KB I2C EEPROM EUI-48 EC CLK I2C LEVEL TRNSL [1: 4] MGT DP[0: 3] MGT IPB SLV SRAM INTERFACE VOLTAGE SUPERVISOF & RESET IC L25MHz CLOCK GEN



Debugging Techniques

Follow the chain

Divide & Conquer GLIB PCIe CLK MLVDS -----2KB I2C EEPROM EUI-48 EC CLK I2C LEVEL TRNSL [1: 4] MGT DP[0: 3] MGT IPB SLV SRAM INTERFACE VOLTAGE SUPERVISOF & RESET IC L25MHz CLOCK GEN




Debugging Techniques

GLIB

2KB I2C EEPROM EUI-48

VOLTAGE SUPERVISOF & RESET IC


L25MHz CLOCK GEN Follow the chain



Debugging Techniques

Follow the chain


Divide & Conquer GLIB PCIe CLK MLVDS -----2KB I2C EEPROM EUI-48 EC CLK I2C LEVEL TRNSL [1: 4] MGT DP[0: 3] MGT IPB SLV SRAM INTERFACE VOLTAGE SUPERVISOF & RESET IC L25MHz CLOCK GEN



Debugging Techniques

Follow the chain


Divide & Conquer GLIB PCIe CLK -----2KB I2C EEPROM EUI-48 EC CLK I2C LEVEL TRNSL [1: 4] MGT DP[0: 3] MGT IPB SLV SRAM INTERFACE VOLTAGE SUPERVISOI & RESET IC L25MHz CLOCK GEN



Debugging Techniques

Follow the chain


Divide & Conquer GLIB PCIe CLK -----2KB I2C EEPROM EUI-48 EC CLK I2C LEVEL TRNSL [1: 4] MGT DP[0: 3] MGT IPB SUV SRAM INTERFACE VOLTAGE SUPERVISOI & RESET IC L25MHz CLOCK GEN




Debugging Techniques


Follow the chain

Divide & Conquer






Open the box




Debugging Techniques

Follow the chain

Divide & Conquer





Open the box



After debugging...

FPGA gateware design workflow After debugging...




FPGA gateware design workflow After debugging...




After debugging...

• Documentation




After debugging...

• Documentation





• Maintenance



• ... and maybe User Support



10

5



Maurício Féo

Outline:

- …from the previous lesson
- Key concepts about FPAA design
- FPGA gateware design workflow

Summary





• FPGA - Wikipedia

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by

a customer or a designer after manufacturing – hence "field-programmable".



...for Geeks

• FPGA - Wikipedia

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".


- Key concepts about FPGA design
 - FPGA gateware design is NOT programming
 - HDL are used for describing HARDWARE
 - Timing in FPGA gateware design is critical



• FPGA - Wikipedia

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".


- Key concepts about FPGA design
 - FPGA gateware design is NOT programming
 - HDL are used for describing HARDWARE
 - Timing in FPGA gateware design is critical
- FPGA gateware design flow



• FPGA - Wikipedia

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence "field-programmable".

- Key concepts about FPGA design
 - FPGA gateware design is NOT programming
 - HDL are used for describing HARDWARE
 - Timing in FPGA gateware design is critical
- FPGA gateware design flow



• A running system is not the end of the road... (Documentation, Maintenance. User Support)

But it works 😊

Where do I find more info about this??

There are nice papers & books but... FPGA vendors provide very good documentation about all topics mentioned in this lecture

Acknowledges

- Organisers of ISOTDAQ-23
- Andrea Borga (OpenCores), Torsten Alt (FIAS) for their contribution to this lecture
- Thibaut Lefevre, Andrea Boccardi & other colleagues from CERN SY-BI-BP
- Manoel Barros Barin for providing this presentation

Any Question?

