














# TRIGGERING AND TAKING DATA AT LHC

TDAQ for large discovery experiments



#### LHC EXPERIMENTS FOR A DISCOVERY MACHINE

#### Goal: explore TeV energy scale to find New Physics beyond Standard Model

#### **ATLAS & CMS** LHCb Completing the Standard Model and Study CP violation and rare decays probing the Higgs sector in b- and c-quark sector Extending the reach for new physics Search for deviations of SM due to beyond the Standard Model new heavy particles **LHC ALICE** 1000 **Alice LHCb ATLAS** SPS 3000 1000 **ALICE** Lнсь Studying quark-gluon plasma, а complex system of strongly **Physicists** interacting matter produced by heavy ion collisions


CMS

3000

Proposed: 1992, Approved: 1996, Started: 2009

#### LHC EXPERIMENTS FOR A DISCOVERY MACHINE

Goal: explore TeV energy scale to find New Physics beyond Standard Model




Proposed: 1992, Approved: 1996, Started: 2009

#### LHC BECOMING IMPRESSIVELY LUMINOUS

European Council (2014): "CERN is the strong European focal point for particle physics in next 20 years"

#### LHC / HL-LHC Plan






⇒ Experiments go beyond design specifications (1x10³⁴/cm²s) and need upgrade as well, to improve or at least maintain the design performance

### LHC DATA DELUGE

p-p collisions  $E_{cms} = 13-14 \text{ TeV}$   $L = 10^{34} / \text{cm}^2 \text{ s}$  BC clock = 40 MHz



- High Luminosity with collisions close in time and space (1 collision/25ns)
  - fast electronics fast decisions
  - fine granularity detector high data volume
- Search for rare physics from hadronic collisions:
  - to store all the possibly relevant data is UNREALISTIC and often UNDESIRABLE
- Three approaches are possible:
  - Reduce the amount of data (packing and/or filtering)
  - Have faster data transmission and processing
  - Both!

#### MANY PLAYERS, COMPLEX TDAQ ARCHITECTURES

## Buffering and parallelism

#### Maximum 1-2% deadtime



Level-1

Readout Buffers

Charge Time Pattern

High speed electronics



Readout links and buffering

#### **Level-1 triggers**

- → Set max Readout rate
- Hardware, synchronous
- Readout parallelism
- → Latency ~ µsec/event

Readout



**Event building** 

**Event filtering** 

Petabyte archive

SWITCH NETWORK

Computing Services

Large data network with dedicated technology


**Dedicated PC farms** 


HLT HLT

#### **Higher level triggers**

- Set max storage rate
- → Software, asynchronous
- Event parallelism
- → Latency < 1 sec/event</p>

#### LEVEL-1 TRIGGER PRINCIPLES





- **Scalable**
- **Massively parallel**
- **Bunch Crossing identification capability**

Full synchronisation at 40 MHz (LHC clock)

➤ large optical time distribution system


Fast, robust electronics

ALICE	No pipeline
ATLAS	2.5 μs
CMS	3 μs
LHCb	4 μs

**GLOBAL TRIGGER** 

Latency dominated by cable/transmission delay

#### HLT/DAQ REQUIREMENTS




- → Robustness and redundancy
- **⇒** Scalability to adapt to Luminosity, detectors,...
- → Flexibility (10-years experiments)
- **→** Based on commercial products
- **→ Limited cost**




**Event Fragments** 

**Full Events** 

Data storage





#### Event Building and Filter farms on networks

- farm processing: one event per processor (larger latency, but scalable)
- additional networks regulates the CPU assignment


#### **ATLAS/CMS Example**

- → 1 MB/event at 100 kHz for O(100ms) HLT latency
  - Network: 1 MB\*100 kHz = 100 GB/s
  - **→** HLT farm: 100 kHz\*100 ms = **O(10**4) **CPU cores**
- Can add intermediate steps (level-2) to reduce resources, at cost of complexity (at ms scale)

See S.Cittolin, DOI: 10.1098/rsta.2011.0464

# COMPARE 4 EXPERIMENTS


How to maximise physics acceptance




#### DIFFERENT PHYSICS SEARCHES

.... and LHC operations

- ATLAS/CMS: p-p collisions at full Luminosity
  - search in high energy scale
- LHCb: p-p collisions at reduced Luminosity
  - search complex topologies of b-quark decays
- **♦ ALICE:** heavy-ion collisions
  - ~2000 mb
  - search in high energy density




- Expected rates and S/B ratio
- Signal topology and complexity
- **→** Size of event (number of channels, particle multiplicity)



#### ATLAS/CMS TRIGGER STRATEGY





Search in high-energy scale

- → Discover large mass particles through their <u>high-energy</u> products
- → Discovery = inclusive selections

$$\frac{\textit{everything}}{\textit{Higgs}} = \frac{\sigma_{tot}}{\sigma_{H(500\,\mathrm{GeV})}} \approx \frac{100\,mb}{1\,pb} \approx 10^{11}$$


approximately 106 rejection


- → Easy selection of high-energy leptons over background ==> @L1
  - → Against thousands of particles/collisions (typically low momentum jets)
- → Remember: 90M readout channels and full Luminosity ==> 1 MB/event

#### LHCB DESIGN PRINCIPLES




- → Precision measurements and rare decays in the B system
  - → Large production ( $\sigma_{BB}$ ~500 µb), but still  $\sigma_{BB}$ / $\sigma_{Tot}$  ~ 5x10<sup>-3</sup>
  - → Interesting B decays are quite <u>rare</u> (BR ~ 10<sup>-5</sup>)






- → Single-arm spectrometer and low L ==> reduced event size
- → Selection of B mesons ==> search for B-decay topologies
  - → related to high mass and long lifetime of the b-quark




#### **ALICE STRATEGIES**





#### ENHANCED TRIGGER SELECTIONS




- → ATLAS/CMS: Trigger power: reducing the data-flow at the earliest stage
- → ALICE/LHCb: Large data-flow: low trigger selectivity due to large irreducible background

#### **COMPARING BY NUMBERS**


LHC experiments share the same CERN budget for computing resources, which is the constrain between trigger and DAQ power

Allowed storage and processing resources



#### READOUT AND DAQ THROUGHPUTS


$$R_{DAQ} = R_T^{max} \times S_E$$




more channels, more complex events

As the data volumes and rates increase, new architectures need to be developed

#### **UPDATED FIGURE!**



#### LOOKING FOR MORE DATA IN THE FUTURE




# FUTURE TRENDS FOR HIGH-LUMINOSITY

What about ... tomorrow?




#### ONE EVENT AT HIGH-LUMINOSITY (L=7.5X10<sup>34</sup> /CM<sup>2</sup>/S)




20

#### WHAT DO YOU EXPECT FOR THE FUTURE?



#### WHAT DO YOU EXPECT FOR THE FUTURE?



#### ADDITIONAL COMPLICATION AT HL-LHC

#### Luminosity x10, complexity x100: we cannot simply scale current approach

#### x10 higher Luminosity means...


- **→** More interactions per BC (pile-up)
  - Less rejection power (worse pattern recognition and resolution)
  - → Larger event size
- → Larger data rates:
  - → FE readout rate @L1: 0.1 → 1 MHz
  - → DAQ throughput:
    1 → 50 Tbps

ATLAS/CMS numbers


#### But cannot...

- **→** Increase trigger thresholds
  - → Need to maintain physics acceptance
- **→** Scale dataflow with Luminosity
  - → H/W: more parallelism more links more material and cost
  - → S/W: processing time not linear ~ L






#### THE REAL-TIME ADVENTURE







What we do? **Trigger-less DAQ** high detector granularity Tension between TDAQ architecture and FE complexity

High performance farms

refine calibrations, as offline

**Triggering detectors** 

complex ASIC logic

What we do?

How?

Trigger-less DAQ

readout

high detector granularity

high speed electronics/links

Tension between TDAQ architecture and FE complexity

**High performance farms** 

refine calibrations, as offline

large buffers, long latency

**Triggering detectors** 

complex ASIC logic

trigger-driven design

What we do?

How?

**Example** 

Tension between TDAQ architecture and FE complexity

Trigger-less DAQ

high R&I

high detector granularity

high speed electronics/links

R&D on detectors Front-End

High performance farms

refine calibrations, as offline

large buffers, long latency

tight: offline=online (LHCb, ALICE)

soft: decouple trigger/DAQ (ATLAS, CMS)

**Triggering detectors** 


complex ASIC logic

trigger-driven design

hardware track trigger (CMS)

LHCP-2022

#### EVOLUTION OF PROCESSING POWER TO BREAK WALLS



- CPU frequencies are plateauing
- Local memory/core is decreasing
- Number of cores is increasing
  - Exploiting CPU h/w, with more complicated programming
    - → Vectorisation, low-level memory...
  - **→** Multithreading processing
    - → To reduce memory footprint
  - **→** Use of co-processors:
    - → High Performance Computing (HPC) often employ GPU architecture to achieve record-breaking results!
  - **→** Examples in LHC experiments:
    - → data reduction (<u>ALICE & LHCb</u>)
    - → trigger selection (CMS & ATLAS)

This requires fundamental re-write/ optimization of our software

Data Source: https://github.com/karlrupp/microprocessor-trend-data

2010

2020

2000

1980


1970


1990


Year

Read: HPC computing

#### TRENDS: COMBINED TECHNOLOGY










Multicore Processors

Nvidia GPUs: 3.5 B transistors




**GPUs\*** 

Virtex-7 FPGA: 6.8 B transistors



**FPGAs** 


(\*) Access to the nVIDIA® GPUs through the CUDA and CUBLAS toolkit/library using the NI LabVIEW GPU Computing framework.




The right choice can be combining the best of both worlds by analysing which strengths of FPGA, GPU and CPU best fit the different demands of the application

#### **EXASCALE COMPUTING**

- → Scientific computing is the third paradigm, complementing theory and experiment
  - → Global scientific facilities (e.g., LIGO, LHC, Vera Rubin Observatory, the Square Kilometer Array)
- **→** Future trends in HPC focusing on:
  - → Rise of massive scale commercial clouds (Google Kubernetes, serverless computing,....)
  - ➡ Evolution of semiconductor technology (chip size and packaging, see Amazon Graviton 3)




TOP500 today largely examples of a commodity monoculture: nodes with server-class microprocessors + GPUs



# ATLAS AND CMS

Studying the Standard Model at the high energy frontier




#### ATLAS & CMS DESIGN PRINCIPLES



#### Same physics plans, different competitive approaches for detectors and DAQ


→ Same trigger strategy and data rates

#### 1 MB \* 100 kHz= 100 GB/s readout network




inclusive trigger selections

- → Different DAQ architectures
  - → ATLAS: minimise data flow bandwidth with multiple levels and regional readout
  - → CMS: large bandwidth, invest on commercial technologies for processing and communication



#### CMS: 2-STAGE EVENT BUILDING IN RUN 1





#### **NETWORK EVOLUTION**


#### (Run 1: 100 GB/s network)

### Myrinet widely used when DAQ-1 was designed

- → high throughput, low overhead
- direct access to OS
- → flow control included
- new generation supporting 10GBE

#### Run 2: 200 GB/s network


- → Increased event size to 2MB
- → Technology allows single EB network (56 Gbps FDR Infiniband)
- → Myrinet —>10/40 Gbps Ethernet




**Choose best prize/bitps!** 

### EVOLUTION FROM RUN-1 TO RUN-2







CMS DAQ 2

L1 rate

Myrinet

GB/s


GB/s

8 slices

CMS DAQ 1

13000 core,
1260 host
filter farm

max. 1.2 GB/s to storage



~ 3-6 GB/s to storage


900 host

filter farm

# ATLAS: REGION OF INTEREST (ROI) DATAFLOW



HLT selections based on <u>regional readout and reconstruction</u>, seeded by L1 trigger objects (Rol)




**Rol=Region of Interest** 

- → Total amount of Rol data is minimal: a few % of the Level-1 throughput
  - one order of magnitude smaller readout network ...
  - → ... at the cost of a higher control traffic and reduced scalability

### ATLAS REGIONAL TDAQ ARCHITECTURE



Overall network bandwidth:  $\sim 10 \text{ GB/s}$  (x10 reduced by regional readout)




complex data router to forward different parts of the detector data, based on the trigger type

#### TRACK-TRIGGER IS KEY FOR RUN 4







Silicon tracking systems provide incredibly high resolution, crucial for controlling rates









#### Tracking challenges


- Readout ~800M channels, ~50 Tbps
- ➤ Combinatorics (10<sup>4</sup> hits/BC)

#### combinatorics scales like L<sup>N</sup>


L=luminosity, N=number of layers

Tracking reconstruction not feasible @40MHz, nor in few microseconds

	ATLAS [1]	CMS [2]	
data reduction @40MHz	regions from L1 (Rols)	stubs from hw coincidences	
track finding @1MHz	Studying best algorithms to run in FPGAs and/		
track fit @1MHz	or in GPUs		
precision tracking @100kHz	optimized offline	optimized offline	




#### stubs in CMS PT modules



# LHCb, THE B-MESON OBSERVATORY

The lightest experiment to study the heavy b-quark

http://lhcb-public.web.cern.ch/lhcb-public/



# LHCB TRIGGER STRATEGY





40 MHz bunch crossing rate



LO Hardware Trigger: 1 MHz readout, high  $E_T/P_T$  signature

450 kHz

400 kHz μ/μμ 150 kHz e/v



**Software High Level Trigger** 

29000 Logical CPU cores

Offline reconstruction tuned to trigger time constraints

Mixture of exclusive and inclusive selection algorithms

**U** 





5 kHz (0)3 GB/s) to storage

2 kHz Inclusive Topological 2 kHz Inclusive/ Exclusive Charm

1 kHz Muon and DiMuon Low input rate and occupancy

- Limited acceptance: 10 MHz
- **→** Limited Luminosity =2 x 10<sup>32</sup>cm<sup>-2</sup>s<sup>-1</sup>
- Select Bs in hadronic triggers
- Reject complex/busy events

60kB \* 1MHz= 60 GB/s readout network

★ Multitude of exclusive selections

# SCHEMA EVOLUTION





40 MHz bunch crossing rate



LO Hardware Trigger: 1 MHz readout, high E<sub>T</sub>/P<sub>T</sub> signatures

450 kHz h<sup>±</sup> 400 kHz μ/μμ

150 kHz e/γ

Software High Level Trigger

Partial event reconstruction, select displaced tracks/vertices and dimuons

150 kHz

Buffer events to disk, perform online detector calibration and alignment

Full offline-like event selection, mixture of inclusive and exclusive triggers

12.5 kHz Rate to storage

Can increase efficiency on B-hadrons? YES, use more precision!!



#### **Synchronous with DAQ**

◆ Use <u>tracks</u> for selections on B-decay vertices (in 35ms)

# Split with a large buffer (4PB)!

#### **Deferred Processing**

★ Reconstruct with offline-like calibrations (in 350ms), becoming real-time physics analysis


# A NEW TREND: REAL TIME ANALYSIS

 $10^{3}$ 




POWHEG+NNPDF3.0L

#### Can we get rid of FrontEnd raw data?




- **⇒** Event size/10 -> x10 rate, for free
- Tested on dedicated data streams in many experiments:
  - Full online reconstruction (LHCb)
  - Data scouting (ATLAS/CMS)
    - → for some high rate signatures, save only reduced information
- → Main data stream for LHCb & ALICE upgrade
  - → and be a guidance for all other experiments




### **UPGRADES FOR RUN 3**





Can increase luminosity x10 ?
Can increase b-hadron efficiency x2?


#### YES, remove limit from L0 -1MHz readout!



Allow detector readout and reconstruction at unprecedented rate: 30MHz !!

# TRIGGER-LESS?





40Tbit/s

#### Software High Level Trigger

Full event reconstruction, inclusive and exclusive kinematic/geometric selections

———

HLT-1

1-2 Tbit/s 🗸

Buffer events to disk, perform online detector calibration and alignment



Add offline precision particle identification and track quality information to selections

Output full event information for inclusive HLT-2 triggers, trigger candidates and related primary vertices for exclusive triggers



2-5 GB/s to storage


80 Gbit/s

FE readout & Event Building at 30 MHz (~40 Tbit/s)


Key strategy: reduce data size at FE and suppress pileup with tracking

#### Tracking at ~30 MHz ?

- → Run2: ~ 100k cores < 6 ms</p>
- → Run3: modern CPU & co-processors (FPGA/GPU)



arXiv:2105.04031



Particle Identification

# HOW TO LIVE WELL WITHOUT A L1 TRIGGER




### $150kB \times 30MHz = 40Tbs$

Readout @ 30 MHz Event size ~ 150kB

- **→** Data reduction:
  - Custom FPGA-card (PCIe40) also used in ALICE
  - Data-packing for sub-detectors (zero-suppression, clustering)
- **→** Massive link usage:
  - → ~10,000 GBT (4.8 Gb/s, rad-hard)

DAQ network < 40 Tbit/s Record rate: <100 kHz




PCIe-gen3: simple protocol, large bandwidth PCIe: maximum flexibility in later networking choice

Ref for PCIe40

#### A 2-DIM FOLDED EVENT BUILDING



#### Large farm of equal nodes with 8 PCIe40 boards, specialised by firmware




- → EB network is oversized: able to manage 64Tb/s (320 network cards x 200Gb/s)
- → Large rejection at HLT1: use O(200) GPU! throughput at ~100kHz
- → Storage Buffer HLT1-HLT2 = 40 PB (3000 hard-disks) enough for days
  - → SSD faster but have short lifetime wrt high read-write rate, so prefer hard-disks

#### A 2-DIM FOLDED EVENT BUILDING




#### Large farm of equal nodes with 8 PCIe40 boards, specialised by firmware




- ⇒ EB network is oversized: able to manage 64Tb/s (320 network cards x 200Gb/s)
- → Large rejection at HLT1: use O(200) GPU! throughput at ~100kHz
- → Storage Buffer HLT1-HLT2 = 40 PB (3000 hard-disks) enough for days
  - → SSD faster but have short lifetime wrt high read-write rate, so prefer hard-disks

# NETWORK TRAFFIC COMPARISON




Same data volume as ATLAS/CMS HL-LHC upgrades! But earlier and for less money



# ALICE: THE SMALL BIG-BANG

Recording heavy ion collisions


http://alice-daq.web.cern.ch



# DESIGNED FOR HEAVY ION COLLISIONS



- → 19 different detectors
- → With high-granularity and timing information
  - in particular the Time Projection Chamber (**TPC**) has very high occupancy, and slow response
- → Large event size (> 40MB)
  - → TPC producing 90% of data
- **→** Complex event topology
  - → low trigger rate: max 3.5 kHz




cms = 5.5 TeV per nucleon pair Pb-Pb collisions at  $L = 10^{27}$  cm<sup>-2</sup>s<sup>-1</sup>

- → Challenges for TDAQ design:
  - detector readout: up to ~50 GB/s
  - → storage: 1.2 TB/s (Pb-Pb)

# READOUT DATA CONCENTRATORS





- → Dataflow with local (LDC) and global (GDC) data concentrators
  - → Detector readout (~20 GB/s) with point-to-point optical links (DDL, max 6Gb/s)
  - → Rate to the LDCs can go above 13 GB/s
- **→** Transient Data Storage (TDS)
  - → Before the Permanent Data Storage (PDS) and publish via the Grid

#### **UPGRADING TO RUN 3**



#### → LHC heavy ion programme: extend statistics by x100!

- Increase detector granularity (===> increase event size!)
- Increase storage bandwidth x O(100)
  - Offline reconstruction also challenging due to combinatorics
- Increase readout rates ~kHz → 50 kHz (===> need new and faster electronics)
  - Rate very close to TPC readout !!

#### New TDAQ challenges!

RORC 1	C-RORC	CRU		
		~3TB	/s detector readout	
ch @ 2 Gb/s en.1 x4 (1 GB/s)	12 ch @ up to 6 Gb/s PCle gen.2 x 8 (4 GB/s)	24 ch @ 5 Gb/s PCle gen.3 X 16 (16 GB/s)		
m DDL protocol	Custom DDL protocol (same protocol but faster)	GBT		
tocol handling Cluster Finder	Protocol handling TPC Cluster Finder	Protocol handling TPC Cluster Finder Common-Mode correction Zero suppression	New Common Readout Unit (CRU), based on PCIe40 card	
Dased on Pi				

Run 1 Run 2

# **CONTINUOUS READOUT FOR RUN 3**






In addition to standard physics triggers, DAQ collects frames of data from (some) detectors at <u>periodic intervals</u>, tagging data internally with time stamps

Pb-Pb 2 ms / 50kHz TPC Tracks (reconstructed)


- → Heart Beat (HB) issued in continuous & triggered modes
  - subdivision of data into time intervals to allow synchronisation between different detectors
  - → 1 per LHC orbit, 89.4 *μ*s: ~10 kHz
- **→** Grouped in Time-Frames:
  - → 1 every ~20 ms: <u>~50 Hz</u> (1 TF = ~256 HBF)



# INCREASING THROUGHPUTS WITH COMODITIES



- → Data compression in GPUs and FPGAs ==> x2 readout rate
- → Network evolution: 2.5GB/s (2010) ⇒ 6GB/s (2015) ==> x2 DAQ throughput



Tracking processing based on GPUs since Run1!

### RUN 3 DAQ: ONLINE RECONSTRUCTION




#### Higher rates with smaller data?

#### Store reconstruction. discard raw data

#### Very heterogeneous system

- Synchronous, with continuous data
  - → Data compression in FPGA/CPU
  - 30s to analyse 20ms-time frame
- Asynchronous, reconstruction in GPUs
  - ⇒ 250 EPN servers with 8 GPU-cards
  - Require large-memory GPUs!



- Common online/offline software
  - Same calibrations and resources


**Detectors electronics** 3.4 TB/s (over 8500 GBTs links) Base Line correction, zero suppr. **Data reduction** CRU/FPGA Readout Calibration 0 Data aggregation **CPU** Local data processing 500 GB/s **Data aggregation** Data aggregation **GPU** Reconstruction Synchronous global CPU data processing **Calibration 1** 90 GB/s Data storage (60 PB) 20 GB/s 1 year of compressed data Write 170 GB/s, Read 270 GB/s More Asynchronous (hours) reconstruction event reconstruction with final calibration

Calibration 2

# SUMMARY OF THE SUMMARIES

- → LHC experiments are among the largest and most complex TDAQ systems in HEP, to cope with a very difficult environment (always top LHC Luminosity)
- → Continuous upgrade following the LHC luminosity, with different approaches
  - → ATLAS/CMS high-rate readout and Event Building, based on robust trigger selections
  - → LHCb pioneer online-offline merging with large data throughputs
  - → ALICE drives the GPU evolution and data compression
- → With a general trend, towards higher bandwidths and comodity HW
  - Scalability not obvious. Challenge remains for front-end and back-end technologies and efficient (cost, time, power) computing farms
  - → Moore's law still valid for processors but needs more effort to be exploited
- **→** Each experiment trying to gain advantage from others' developments
  - joined efforts already started for hardware/software
  - ⇒ sometimes stealing ideas ("... but we can do better than that...")


# BACK-UP SLIDES




# LHC: THE SOURCE

#### The clock source

- → ~3600 bunches in 27km
- distance bw bunches: 27km/3600 = 7.5m
- → distance bw bunches in time: 7.5m/c = 25ns




At full Luminosity, every 25ns, ~23 superimposed p-p interaction events





# PIPELINED TRIGGERS

- → Allow trigger decision longer than clock tick (and no deadtime)
  - → Execute trigger selection in defined clocked steps (fixed latency)
  - → Intermediate storage in stacked buffer cells
  - → R/W pointers are moved by clock frequency
- → Tight design constraints for trigger/FE
- → Analog/digital pipelines
  - → Analog: built from switching capacitors
  - → Digital: registers/FIFO/...
- **→** Full digitisation before/after L1A
  - → Fast DC converters (power consumption!)
- → Additional complication: synchronisation
  - ⇒ BC counted and reset at each LHC turn
  - → large optical time distribution system



# LOCAL TIMING AND ADJUSTMENTS





#### **→** Common optical system: TTC

- → radiation resistance
- → single high power laser

#### **→** Large distribution


→ experiments with ~10<sup>7</sup> channels

# → Align readout & trigger at (better than)25ns and correct for


- → time of flight (25 ns  $\approx$  7.5m)
- → cable delays (10cm/ns)
- → processing delays (~100 BCs)

# LAST, BUT NOT LEAST

- Multiple Databases: configuration, condition, both online and offline
  - → Use (<u>Frontier</u>) caches to minimise access to Oracle servers
- Monitoring and system administration
  - → thousands of nodes and network connections
  - advanced tools of monitoring and management
  - support software updates and rolling replacement of hardware



CMS DB grows about 1.5TB/year, condition data only a small fraction




# COMPUTING EVOLUTION FOR HL-LHC


- → Re-thinking of distributed data management, distributed storage and data access.
- → A network driven data model allows to reduce the amount of storage, particularly for disk
  - → Tape today costs 4 times less than disk
- **→** Computing infrastructure in HL-LHC
  - → Network-centric infrastructure
  - Storage and computing loosely coupled
  - → Storage on fewer data centers in WLCG
  - → Heterogeneous computing facilities (Grid/Cloud/HPC/ ...) everywhere





Projection of available resources in HL-LHC: 20% more CPU/year, 15% more storage/year






#### CALORIMETER TRIGGERS



electrons, photons, taus, jets, total energy, missing energy Isolation



→ Fast and good resolution (LArg, PbW<sub>4</sub> for e-m)

#### → First-level processing (40MHz)

- <u>"trigger towers"</u> to reduce data (10-bit range)
- sliding-window technique for local maxima
- parallel algorithms for cluster shape and energy distribution


#### → High-level processing (100 kHz)

- → regional tracking in the inner detectors
- bremsstrahlung recovery

Transverse slice


through CMS

- measure activity in cones (with tracks/ clusters) to isolate e/jets
- → jet algorithms



# TRIGGERS FOR MUONS





#### Dedicated detectors:


- → low occupancy for fast pattern recognition
- optimal time-resolution for BC-identification

#### → L1 processing (40 MHz)

- pattern matching with patterns stored in buffers
- simplified fit of track segments

#### → High level processing (100 kHz)


- → full detector resolutions
- → match segments with tracks in the ID
- → isolation



#### **EVOLUTION OF THE FILTER FARM**




# Full readout, but <u>regional reconstruction</u> in HLT seeded by L1 trigger objects



#### **Integrated Cloud capability (New!)**

 Added ability to run WLCG grid jobs in FUs during stops/interfill



#### File-based communication

- → HLT and DAQ completely decoupled
- Network filesystem used as transport (and resource arbitration) protocol (LUSTRE FS)

# CMS: LOW-P<sub>T</sub> TRACK FILTERING



# Track filtering (low p<sub>T</sub>)

# Track finding options

Reduce readout 40 --> 1MHz by detector coincidences

**→** Special outer tracker modules


"stub"

1 mm

40MHZ


- → two layers of silicon at few mm
- using cluster width and stacked trackers
- → Design tracker to have coherent p<sub>T</sub> threshold in the full volume
  - ⇒ exploiting strong magnetic field of CMS

fail



Hough Transform






**Associative Memories** 

- Data rates > 50-100 Tbps
- Latency: 4+1 μs
- ➤ Three R&D efforts: FPGA/ASIC

# HOW TO LIVE WELL WITHOUT A L1 TRIGGER



- **→** Need zero-suppressing on front-end electronics
- → A single, high performance, custom FPGA-card (PCle40)
  - → 8800 (# VL) \* 4.48 Gbit/s (wide mode) => 40 Tbps
- → Single board up to 100 Gbits/s (to match DAQ links in 2018)
- **→** Event-builder with 100 Gbit/s technology and data centre-switches

# TDAQ ARCHITECTURE IN RUN-2

**Event data** 


**Timing and Fast Control Signals** 

**Control and Monitoring data** 



Deep buffering in the readout network (overloaded x300 at LOA)

62 sub-farms, total 1780 nodes, with edgerouters (12 Gbps)




Average event size 60 kB Average rate into farm 1 MHz Average rate to tape ~12 kHz

- Small event, at high rate: ask for optimized transmission
  - → TTC system is used to assign IP addresses to RO boards
  - → Ethernet UDP, with 10-15 events packed ⇒ ~ 80 kHz


# HARDWARE ACCELERATION WITH FPGAS AND GPUS







Tracking time of HLT TPC Cellular Automata tracker on Nehalem CPU (6Cores) and NVIDIA Fermi GPU.

Performance of the FPGA-based FastClusterFinder algorithm for DDL1 (Run1) and DDL2 (Run2) compared to the software implementation on a recent server PC.



# LHC COMPUTING TOWARDS NEW PARADIGMS





#### Run1 + Run2

- → Data storage
  - ⇒ 339 PB on tapes, 173 PB on disks
- ➡ Global CPU time delivered by Worldwide LHC Computing Grid (WLCG)
  - ⇒ about 900,000 cores

#### Run 3

 Evolution of current technologies and current (flat) funding is ok

#### Run 4

- **→** Linear increase of digitisation time
- Factorial increase of reconstruction time
- → Larger events, lots of more memory



see [Ref]

- Need factor 2-3 more storage and computing resources for HL-LHC
  - → new developments and R&D projects for data management and processing, SW multithreading, new computing models and data compression