#### Innovative approach to modern readout system development

- Design of DAQ using SciCompiler and Open FPGA.
- FERS-5200: a distributed Front-End Readout System for multidetector arrays.



A. Abba, C.Tintori, F. Caponio, A. Cusimano, L.Ferrentino, V.Arosio, Y. Venturini, L. Colombini, T. Masini, G. Cerretani





# SCI-COMPILER

Scientific Firmware Compiler


designed for CAEN digital acquisition systems






## Modular Electronics readout systems







### Replace modular Electronics with FPGA




### CAEN Solution: OpenFPGA digitizers + SciCompiler firmware generator



### Real Time FPGA processing without VHDL




#### Implementation of PHA




### All hardware devices in a single software




### SciCompiler: ip integrator software







## What is an IP




#### COMPONENT




#### **PROPERTY WINDOW**

Input bits	16	-
Input sign	UNSIGNED	~
Find Mode	MAX	~
Select the sign/unsig	n of the input	~
Select the sign/unsig	n of the input	

#### GUIDE



The block implements a digital comparator that determines if the first input is greater than the second input. The comparison between the two inputs, which are two vectors of the same size representing numbers expressed in binary notation, is done bit by bit starting from the MSB and proceeding towards the LSB. When an inequality between two bits is found, if the considered bit of the first input vector is 1 and the correspondent bit of the second input vector is 0 it means that the first number is greater than the second. In this case the output of the block is a 1, otherwise it is a 0, meaning that the first input number is smaller than the second input number.



#### IMPLEMENTATION

```
entity comparator is
Generic (IN_SIZE : integer := 16;
OPERATION : STRING := "equal";
IN_SIGN : STRING := "signed";
REGISTER_OUT : STRING := "true"
);
Port ( in1 : in STD_LOGIC_VECTOR (IN_SIZE-1 downto 0);
in2 : in STD_LOGIC_VECTOR (IN_SIZE-1 downto 0);
clk : in STD_LOGIC;
comp_out : out STD_LOGIC);
end comparator;
```


architecture Behavioral of comparator is signal i\_out : std\_logic := '0'; begin


#### IF\_equal:

if OPERATION = "equal" generate
 begin
 i\_out <= '1' when in1=in2 else '0';
end generate;</pre>


#### IF\_notequal:

if OPERATION =	"not_equal" generate
begin	
· · · —	'0' when in1=in2 else '1';
end generate;	













The block implements a counter which counts the input pulses occurring during a certain period of time, synchronously with a clock rising edge. The input pulse In can be counted if at the rising edge of the input clock signal CLK at the name edge of the input clock signal CLK the input signal enabling the measurement, GATE, is set to HIGH. The output signal Counts represents the number of counted in pulses. When this value is higher than the greatest number that can be expressed with 32 bit the Overflow output generates a HIGH pulse. The Reset input can be used by the user to set Counts to 0. < >





COUNTER (POS)		RE	G
🔵 In	Counts 💽	- [32] - 3 COuNTS	INT 🕘
GATE	Overflow 🔘	WR	
Reset			
CLK			




Project File Hardware Settings

<


Diagram - top Editor Compiler Output

>











#### Data readout – Resource explorer and SDK




#### Resource Explorer Web Interface

MMCComponents	(	⊙ 👱 î 🖬 Auto Save 🛛 0 5 -	ACComponents		🕀 보 🏦 Auto Save 🛛 30 s
CP_0 List_0	Oscilloscope_0 ×	c EQ	P_0	New Panel ×	
Configuration of the second seco	Image: Standard office       Image: Standard office <t< td=""><td>1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Dscilloscope_0 Dscilloscope_1 LateMeter_0 ipectrum_0 ipectrum_1 jisters wnt</td><td></td><td></td></t<>	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Dscilloscope_0 Dscilloscope_1 LateMeter_0 ipectrum_0 ipectrum_1 jisters wnt		
	= 📾 MMCComponents			🕀 날 🏦 Auto Save 🛛 30 s 🗸	
	CP 0 Spectrum ×				
	List, 0     II       Noscilloscope_0     Oscilloscope_1       BateMeter_0     6000       Espectrum_0     5500       Espectrum_1     5500       Espectrum_1     5500       Espectrum_1     5500       Espectrum_1     5500       Espectrum_1     5000       Espectrum_1     4000       Espectrum_1     4000       Espectrum_1     5000				



### Remote Compile Service based on MyCAEN Cloud






Design entry with SciCompiler

Upload project on the cloud



Remote Compile on MyCaen






### Remote Compile Service based on MyCAEN Cloud




Download the firmware compiled



Install the firmware on the device










## Integrated simulation

- Save your time → Compile can require hours, simulation few seconds
- Simpler debug  $\rightarrow$  You can inspect any net and signal
- Better test coverage → You can insert critical signal to check how firmware perform






#### Generate analog signal to replace ADC data stream




Write script to simulate Register RW











#### ESS - LOKI SANS Readout – 2300 channels











Real time processing from 2300 channels to readout straw tubes for LOKI experiment @ ESS. ESS BIFROST, MIRACLES and VESPA are using R5560 and SciCompiler for readout

<u>Davide Raspino - ISIS</u>

### Sub-ns Time of flight measurament with DCFD




Sub-ns time of flight of correlated gamma measurement using DT5550, PMTs and a custom firmware developed using SciCompiler



Auke Colijn - Nikhef

#### Position sense He3 tube

Real time calculation of neutron interaction point using He3 tubes. 32 channels realtime center of mass and energy spectrum calculation.



picture from IRSN

# FERS-5200: a distributed Front-End Readout System for multidetector arrays










### The old way: rack electronics


- Front End Preamplifiers close to the detectors
- Long cables bring analog signals to readout electronics (ADC, TDC, etc.) in racks
- **PROBLEMS**: Signal attenuation, noise pick-up, ground loops, cost of cables, geometry constraints





### State of the Art: FERS-5200

- Modular and Distributed readout of large arrays of detectors
- **Compact** FERS units based on *ASICs* → frontend + digital
- **Concentrator Board** to manage multiple FERS units
- TDlink: 4.25 GB/s Optical link providing Readout, Slow Control, Synchronization → Easy-scalability
- Janus software to control the whole system and make standard DAQ






### FERS unit – how it is done


- Compact PCB 17 x 8 cm
- Readout through **ASICs** tailored for specific applications
- FPGA implements the "processing center" for data coming from ASICs
- Embedded **High Voltage** for detector biasing, when requested by the application
- Different readout protocols: USB, Ethernet, TDLink








### FERS-5200 "flavours"



witcromega


www.caen.it






#### A5202: 64 channel SiPM readout

- 64-channels SiPM readout, based on analog chain + **Peak Sensing** strategy (Weeroc **Citiroc-1A**)
  - Embedded 20-85 V module for SiPM bias
  - Single photoelectron energy resolution and 0.5 ns event timestamp resolution
  - Readout modes: photon counting, spectroscopy (PHA), event timestamping




### Qualification of A5202






 $\times$ 

#### Use cases






FERS in dual readout calorimetry R. Santoro, Calor 2020



- Development and testing of dual readout highly granular calorimeter, exploiting SiPM and CAEN A5202
- 320 SiPMs read out using five CAEN A5202



FERS for cosmic ray tomography **Muon tomography scanner**, suitable for **nuclear waste characterization**, by Lynkeos Technology (Scotland)

First-of-a-kind muography for nuclear waste characterization D. Mahon *et al.* 


Philos. Trans. R. Soc. A, 377 (2018), p. 0048, <u>10.1098/rsta.2018.0048</u>






### A5203: 64 channel 3 ps TDC

- 64-channels **TDC** unit for extremely high-resolution applications housing CERN **picoTDC** ASIC
  - Timing resolution LSB = 3.125 ps, **RMS typ. 7 ps**
- **LVDS**-compliant input  $\rightarrow$  possible coupling with external discriminator output or custom front-end
  - Acquisition of rising/falling edge timestamps  $\rightarrow$  ToA and ToT




### Timing Resolution with fixed amplitude (1)


Setup: A5203: 64 ch. picoTDC A5256: 16+1 ch. Dual Threshold Fast Discriminator Agilent A8110A: Dual Pulse Generator (1V, 0.8 ns rising edge)




	La	ow Thr	High Thr				
	Mean	RMS	Mean	RMS			
deltaT (start-stop)	4.7 ns	5 ps	4.9 ns	6 ps			
ТоТ	10.6 ns	6.5 ps	10.2 ns	5.5 ps			




Amplitude Sweep from 35 mV to 750 mV: Low Thr. = 30 mV, High Thr. = 300 mVUse sampled waveform to calculate ToT-Walk curve



### Amplitude Reconstruction




Amplitude Sweep from 35 mV to 750 mV: Low Thr. = 30 mV, High Thr. = 300 mV Use sampled waveform to calculate **ToT-PHA** curve Double Threshold helps in linearization






### **FERS Cables**

- Micro-coaxial extension cable for detector remoting
- Detached electronics simplifies the connection to **cold detectors**
- Edge connector: optimal fit for feed-through flanges
- Different types of interchangeable end connectors + custom made easily
- Easy fitting of **geometrical constraints**












### **Backup Slides**






### Example: 4 coincidence event counter with VETO




www.scicompiler.cloud

### Let's do with NIM modules...



### Let's do the same just dran&drop virtual instruments and cables



### DT1260 – SciCompiler Development Kit



- 2 Analog Input Channels
- Single ended input on LEMO connector
- 65 MSPS, 12 bit simultaneous sampling ADC.
- 2Vpp input dynamic
- Channel by channel indipendent offset
- DC Coupling: programmable AC shaper
- 1K/50R input impedance
- Integrated PHA and PSD signal processing
- Integrated QDC signal processing

- 1x FPGA based on Spartan 7 FPGA
- USB 2 readout
- 2 Digital I/O on LEMO connector
- Desktop form factor
- Designed for SCI-Compiler
- Ideal for: SiPM, PMT, HpGE, Silicon and He3 Detectors

### DT5560 SE – 32 Channel openFPGA digitizer for labs



- 32 Analog Input Channels
- Single ended input on LEMO connector
- 125 MSPS, 14 bit simultaneous sampling ADC.
- 20mVpp to 10Vpp input dynamic
- Channel by channel indipendent offset
- DC/AC Coupling: programmable AC shaper
- 1K/50R input impedance
- Integrated PHA and PSD signal processing
- Integrated QDC signal processing

- 1x FPGA based on Xilinx Zynq SOC. Possibility to install 7030, 7035 Xilinx Zynq
- 1 Gbps ethernet + USB 2 readout
- Desktop form factor
- Compatible with SCI-Compiler
- Ideal for: SiPM, PMT, HpGE, Silicon and He3 Detectors

### R5560/SE – 128 channels digitizer for medium/large experiments



- 128 Analog Input Channels
- R5560:
  - Differential Input on low cost RJ45 connector
- R5560SE:
  - Single ended input on MCX connector
  - 20mVpp to 10Vpp input dynamic
  - Channel by channel indipendent offset
  - DC/AC Coupling: programmable AC shaper
- 125 MSPS, 14 bit simultaneous sampling ADC.



- 4 x 32 LVDS pair or 4x64 single ended I/O (256 I/O)
- 4x FPGA based on Xilinx Zynq SOC. Possibility to install 7030, 7035 Xilinx Zynq for a total logic up to 1.4 million of LUT
- Ready to use Linux image for all 4 Zynq SoC
- 4x 1 Gbps Ethernet interface connected to Zynq PS for fast data readout
- 8x 6.7 Gbps optical link (80 Gbps) connected to Zynq PL for extreme fast data readout.

### Mixed signal and ASIC based platforms







**CAEN V2495** 

Fully programmable advanced digital logic platform

- Altera Cyclone V FPGA
- 162 input channels
- 130 output channels
- Several Expansion interface
- USB2, VME, LAN

#### CAEN DT5550

Fully programmable advanced mixed signal logic platform

- Xilinx Kintex 7 FPGA
- 32 Analog Inputs, 80MSPS 14 bit
- 106 digital I/O, CMOS (1.8, 3.3V) or LVDS
- USB 3

#### CAEN DT5550W ASIC Development System.

- Citiroc and Petiroc support
- Xilinx Kintex 7 FPGA
- 8 Analog Inputs, 80MSPS 14 bit
- 220 digital I/O
- USB 3
- Carry board for 4 WeeROC Petiroc 2 ASICs



#### **FERS models**



#### A5202: 64 ch. SiPM readout (READY)

- Based on **Citiroc** ASIC
- Preamp, Fast shaper + Discrim, Slow shaper + Peak Sensing + Mux ADC
- High Voltage (up to 80 V) for SiPM biasing
- Acq modes: spectroscopy (PHA), photon counting, timing list mode (ToA + ToT)
- Single photon detection (threshold at 1/3 p.e.). Timing resolution = ~0.3 ns RMS.

#### A5203: 64/128 ch. TDC (READY)

- Based on **picoTDC** ASIC
- Start-Stop timing resolution = ~5 ps RMS (tested with pulser, 0.8 ns rising edge, 1 Vpp)
- Acq. modes: Common Start, Common Stop, Trigger Matching, Streaming (Leading, Trailing, ToT)
- Extension board (A5256) with fast discriminators (16+1 channels)

#### A5204: 64 ch. SiPM readout (2023)

- Based on Radioroc + picoTDC ASICs
- Similar to A5202, with improved timing resolution = 55 ps FWHM (on single photon)

#### A5205: 64 ch. SSD, GEM, PIN diodes readout (2023)

- Based on **Psiroc** + **picoTDC** ASICs
- Programmable gain: 125 mV/pC up to 4 V/pC. Min trigger threshold = 0,5 fC
- Pos/Neg inputs. Dynamic range up to 5 pC with PHA, 100 pC with ToT
- Timing res = 150 ps RMS @  $Q_{IN}$ =4 fC
- Linearized ToT for high rate, high-res energy and ps timing!

## Janus Software

CAEN Janus software is free and available for FERS multi-board control and data acquisition:

- Model-dependent GUI for a quick and easy start
- > **Open-Source** for user customization
- High Voltage fully controllable by the software
- > Management of the acquisition parameters of all connected boards
- > Multi parametric Jobs and Runs with time or counts preset
- > Data saving of lists in .bin, .txt format
- Statistics and Spectra visualization


🐹 Janus								_		×			
File FWupgrade He	elp								0000	61.7			
~	-5200	Ver	<b>JA</b> 5202 - Re	NU			Q	C	AE	N			
		$\mathbf{\tilde{\mathbf{x}}}$	٦ F	≡ ţĝ	<u>ک</u>	÷		Run	# 1	\$			
Plot Type Spect HG V	Statistics Type ChTrg Rate V								Apply				
Connect Log Stati	stics RunCtrl AcqMo						bias Reg						
							B10 B11			1			
		0:7	8:15	16:23	24:31	32:39	40:47	48:55	56:6	i3			
		CH 0	CH 1	CH 2	CH 3	CH 4	CH 5	CH 6	CH 7				
Gain Selection	BOTH ~												
HG Gain	sd												
LG Gain	50												
ZS Low Threshold	0												
ZS High Threshold	0			1		1							
HG Shaping Time	25 ns ~												
LG Shaping Time	25 ns ~	]		FERS Ree	dout 2 III 🗨 '	e Q 4	?						-
Hold Delay	100 ns			9000						PHA-	ю,		
MUX Clock Period	300 ns			1005				1					CH(0)11mm= 171
				8000 -					4				
Energy N Channels	8К ~	1						. 11					
ToA N Channels	4K ~			7000 -									
				6000 -									
									111	1 1			
				5000 -			1		111	11			
				Sorts			1		111	11.			
				4000 -			1			1111			
Status 🕘 Ready to	start Run #1			3000 -			A 11		VV	414	-		
status 🖝 inteduy to	osars (SUI) # 1						11	IV	1 1	VIII	1		
				2000 -			1111	V		V	VIA		
						A	IVV				M.		
				1000 -		011	IV				V	h	
					~	JV V	/	00	600		800	1600	

## DT5215 – Concentrator Board



## The key point: TDLink protocol

- CAEN proprietary protocol TDlink: 4.25 Gb/s over optical fiber providing *Readout, Slow Control, Sync* and *Clock* at once
- Allows alignment of the timestamps with external systems too for example GPS



## x5202: acquisition modes

- Spectroscopy Mode (PHA):
  - A/D conversion of the pulse height (preamp + shaper + peak hold + mux + 14 bit ADC)
  - Common trigger (int. or ext.)
  - Zero suppression with programmable thresholds
  - Max trigger rate = 100 kHz (dead time =  $\sim$ 10 µs per trigger)
- **Counting Mode** (e.g. photon counting in SiPMs):
  - Counters fed by fast discriminator signals
  - Simultaneously latched at programmable time frames and saved to memory (MCS mode)
  - Counting rate up to ~20 Mcps/ch

## x5202: acquisition modes

- **Timing Mode** (List of Tstamps and/or Time over Threshold):
  - Independent hit recording: channel ID + timing (0.5 ns resolution)
  - Common start or common stop (int/ext T-ref signal)
  - Gating mode
  - Optionally, ToT (0.5 ns resolution) provided for low resolution PHA: Charge Resolution = 1.5%
  - Max total hit rate = ~50 Mcps/board
  - **Spectroscopy and Timing mode** (List of PHA + Tstamps and/or ToT)

#### **COMING SOON**


### A5202: readout modes

- Common Trigger Mode
  - **FERS units**: generate a trigger request (typically OR of channel discriminators)
  - Data Concentrators: receive and combine requests from all units and generate the Global Trigger
  - **Event Building** and data reduction takes place in the ARM processor of the Data Concentrator
- Trigger-less Mode (independent channel acquisition)
  - **FERS units**: each channel pushes data asynchronously, typically at different rates
  - No trigger and data correlation in HW. Events reconstruction in DAQ.


## SiPM readout with A5202 – Staircase

Example for the trend of the number of events triggered as a function of the threshold:

- No LED Driver used \_\_\_\_\_Dark Count Rate only
- Each stair correspond to a different number of photoelectrons triggered




### SiPM readout with A5202 – ToT




SiPM ToT spectrum with the clearly visible photopeaks

### In-built sparse event readout




## FERS-5200


- Modular readout of large arrays of detectors
- **Compact** and **dense** FERS units based on **ASICs**: frontend + digital
- Dedicated protocol developed for **distributed systems**
- Easy-scalability of systems through daisy-chain of fibers
   1 FERS unit = 64/128 ch
   1 Concentrator = 8k/16k channels
- Stand Alone version for Evaluation => scale up to 10k/100k channels with same electronics



### Work in progress



### Spectroscopy



Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S.p.A. is prohibited.

## Case history

Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S.p.A. is prohibited.


## FERS in dual readout calorimetry



- Development and testing of **dual readout highly granular calorimeter**, exploiting SiPM technology and CAEN A5202 board.
- 320 SiPMs read out using five CAEN A5202
- Successful qualification of a module on beam with EM shower containment @Desy (June 2021) and @CERN (August 2021)
- Plans to **scale-up the system** to handle more SiPMs for hadronic containment




Session 5 - Calorimeter Technologies for Future Colliders 1



## FERS in dual readout calorimetry


CAEN A5202 demonstrated to work for SiPM calibration and lead to excellent results in the linearity of the calorimeter response and EM shower containment



https://indico.ihep.ac.cn/event/14967/contribution/1/material/slides/0.pdf

## FERS in ORIGIN project

- **Biomedical application:** real-time, in-vivo dosimeter imaging for oncological brachytherapy treatment
- **Standalone** desktop version DT5202 used to readout 16/32 PMMA fibers with scintillators in their tip
- CAEN DT5202 demonstrated to have a good imaging resolution and uniformity among channels
- Close staircases, clearly-resoluted p.e. and negligible noise





## FERS in cosmic ray tomography

- Muon tomography scanner, suitable for nuclear waste characterization, by Lynkeos Technology (Scotland)
- First design with MA-PMTs detectors and MAROC chip readout
- Device successfully deployed at Sellafield site (UK)
- Upgrading to **SiPMs** detectors in 2021 readout electronics based on FERS


First-of-a-kind muography for nuclear waste characterization D. Mahon *et al.* Philos. Trans. R. Soc. A, 377 (2018), p. 0048, <u>10.1098/rsta.2018.0048</u>







## FERS in D&D operations

- CAEN is the coordinator of the MICADO project, aiming at developing reference processes and instrumentation for cleaning and decommissioning operations in nuclear power plants
- Detection system for gammas and neutrons, based on SciFi & SiLiF detectors
- SciFi readout with FERS electronics (SiLiF with CAEN V2740)
- Thanks to the **modular** structure, the instrument can be used for the radiological monitoring of the waste during storage







https://www.micado-project.eu/

# FERS in D&D operations SIPM A • Readout of SIP

