


# DEVELOPMENT AND PERFORMANCE OF HOUGH TRANSFORM ALGORITHM FOR EF TRACKING ON FPGA USING HLS

LUCY LEWITT ALESSANDRO CERRI MARIO GRANDI

UNIVERSITY OF SUSSEX

- We developed and tested a pattern recognition algorithm on FPGA using High Level Synthesis
  - Following the work performed for ATLAS on the development of a Hough Transform algorithm on FPGA with traditional tools (HDL)
  - Aim: assess viability of HLS
  - Performance
  - Resources
  - Portability
- What we have so far:
  - Software emulation → validation check and compare with existing implementations
  - HLS ["c++"] implementation to synthesize on FPGA
  - FPGA implementation optimized for performance and resource use
  - Performance and resource/power consumption studies

- Input:
  - Simplified SW simulation of detector hits
  - ATLAS simulation "reference" ntuples from Phase II studies
- Intermediate format as ROOT files to runn HT either in:
  - software emulation
  - FW implemented on Xilinx accelerator card via standard OpenCL calls
- Outputs compared for debugging, sanity check, performance cross-check etc.



# HARDWARE AT SUSSEX

Accelerators:

- 3x U280 Alveo Cards
- 2x U250 Alveo Cards
- 5x VCK5000
- 3x U50

Servers:

- PowerEdge T640 with one 2xU280, 1xU50
- PowerEdge R7920 with free accelerator slots
- PowerEdge R740 (128 GB) for firmware synthesis
- PowerEdge R750 x2 (coming soon) able to host:
  - 2 large and 4 small Accelerator
  - Gen 4 PCIe slots

Other FPGA availabilities:

VC707, VC709 Virtex 7 Evaluation boards VU37P Ultra scale Evaluation boards 4x VX690T on custom ATCA board



Contact us if you are interested in taking advantage of these resources

# ACCELERATORS: QUICK FACTS

Card	Ext. RAM	HBM	SRAM	MLUT	PCle	I/O	Slots	List Price \$	
U280	32 GB 38 GBps	8 GB 460 GBps	41 MB	1.08	Gen4x8	2x100 GbE	2	8900	
U250	64 GB 77 GBps	-	54 MB	1.3	Gen3x16	2x100 GbE	2	9600	
U50	-	8 GB 316 GBps	28 MB	0.87	Gen3x16 <mark>2x Gen4x8</mark>	100 GbE	1	3400	
VCK5000	16 GB 70 GBps	-	24 MB	0.9	Gen3x16 Gen4x8	2x100 GbE	2	3400* 16400	VERSAL Acap

# SOFTWARE SIMULATION FOR DEVELOPMENT

Toy-pattern generator framework was developed at Sussex to quickly produce toy datasets with simplified:

- Particle gun generator
- Custom detector geometry emulator
- Cluster identification and parameterization


Simulated detector hits can be processed with software and Hardware implementation

Validation of firmware behavior

Fast tool enabling quick rough study of implementation

- High statistics
- Reduced simulation time (compared e.g. to full ATLAS simulation and firmware emulation)
- Validation of algorithm and comparison with HW

Useful as general purpos tool e.g. ML algorithms developed with same framework as part of undergraduate/master students projects at Sussex




# ALGORITHM IN HW

Hough Transform implemented on Xilinx U280/U50 Alveo FPGA PCIe accelerator, with the aim of:

- Extracting high performance parameters (latency, throughput, power,...) for tuning and benchmarks
- Investigation of data transfer between accelerator and host
- Educate ourselves on Xilinx's vendor-specific application tools (Vitis HLS)
- "By-produts":
  - Experience shared with community to help establish procedures. etc. •
  - Flexible and re-configurable HT implementation adaptable to ATLAS use and beyond ۲


Single implementation code can be shared between simulation and Vitis HLS

- Simulation and FPGA accelerator code consistent by design
- FPGA implementation and performance tuning driven by specific directives transparent to simulation
- ...potential to evolve towards LHCb-style cross-architecture "Allen" framework



		Softwa	are						Hardw	are		
******	****	*******	k sk sk s	*******	**	***	*****	****	*****	****	******	**
Row		EventNumber		number of roa	ads		Row		EventNumber		number of roa	ads
******	****	********	****	******		***	******	****	*******	****	*****	东市
	0 *	36810034		15	*		(	*	36810034		15	
	1 *	36810054		42				1 *	36810054		42	
	2 *	36810127	*	46		*		2 *	36810127	*	46	
										-		
	3 *	36810135	*	38		*		3 *	36810135		38	
	4 *	36810188		42	) *	*	4	4 *	36810188		42	
	5 *	36810196		32	*			5 *	36810196		32	
	6 *	36810276		34	*		6	6 *	36810276		34	
	7 *	36810303		14	*			7 *	36810303		14	
	8 *	36810357		38			(	8*	36810357		38	
	g *	36810391		28				o 0,*	36810391		28	
	*****		*****	******	****		********					
Row * In	stance ******	* ClusterGr * Inv	vPtInc	de * Phi0Index	* Hi	********* **** itIndex * ********* ****	Row * Ins	tance	**************************************	vPtInde	**************************************	HitIn
	stance ******* 0		vPtInc		* Hi *****	*******			**************************************		**************************************	******* HitIn ******
Row * In: 0 * 0 * 0 *	stance ******* 0 1 2	* ClusterGr * Inv ************************************	vPtInc ******	de * Phi0Index 45 * 852 45 * 852 45 * 852	* Hj ****** * *	**************************************	**************************************	tance ******* 0 1 2	**************************************	****** vPtInde ******* 45 45 45	* Phi0Index * * 852 * * 852 * * 852 *	******* HitIn ******
Row * In: 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 3	* ClusterGr * Inv * 0 * * 0 * * 0 * * 0 * * 0 *	vPtInc ******	de * Phi0Index ************************************	* Hj ****** * *	20 * 21 * 24 * 25 *	Row * Ins ************************************	tance 0 1 2 3	* ClusterGr * In * 0 * * 0 * * 0 * * 0 *	****** vPtInde ****** 45 45 45 45	* Phi0Index * * 852 * * 852 * * 852 * * 852 * * 852 *	******* HitIn ******
Row * In: ************************************	stance ******* 0 1 2 3	* ClusterGr * Inv * 0 * * 0 * * 0 * * 0 * * 0 *	vPtInc ******* 4 4 4	de * Phi0Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852	* H1 ****** * * * *	20 * 21 * 24 * 25 * 26 * 27 *	**************************************	tance ************************************	* ClusterGr * In * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 *	******* vPtInde ******* 45 45 45 45 45 45 45	* Phi0Index * * 852 * * 852 * * 852 * * 852 * * 852 * * 852 *	******* HitIn ******
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 3 4 5 6	* ClusterGr * Inv * 0 * * 0 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 852 45 * 852	* Hi ***** * * * *	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 *	Row * Ins	tance 3 ************************************	* ClusterGr * In * 0 * * 1 *	******* vPtInde ******* 45 45 45 45 45 45 45 45	* Phi0Index * * 852 * * 852 * * 852 * * 852 * * 852 * * 852 * * 853 *	******* HitIn *******
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******** 0 1 2 3 4 5 6 7	* ClusterGr * Inv * 0 * * 0 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 853	* Hi ****** * * * *	20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 *	Row * Ins	tance 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	* ClusterGr * In * 0 * * 1 * 1 *	******* vPtInde ******* 45 45 45 45 45 45 45 45 45	* Phi6Index * * 852 * * 853 *	******* HitIn ******
Row * In:	stance ******** 0 1 2 3 4 5 6 7	* ClusterGr * Inv * 0 * * 1 * * 1 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 852 45 * 852	* Hi ****** * * * * * *	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 *	Row * Ins	tance 3 ************************************	* ClusterGr * In • 0 * • 1 * • 1 *	******* vPtInde ******* 45 45 45 45 45 45 45 45	<pre>Phi6Index *</pre>	******* HitIn ******
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 3 3 4 5 6 7 8 9 10	* ClusterGr * Inv * 0 * * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 *	vPtInc 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 852 45 * 853 45 * 853 45 * 853 45 * 853 45 * 853	* H1 ***** * * * * * * * * * * * * * *	itIndex * 20 * 21 * 25 * 26 * 27 * 20 * 21 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 26 * 27 * 20 *	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	* ClusterGr * In	******* vPtInde ******** 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index *	****** HitIr ******
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******** 0 1 2 3 4 5 6 7 7 8 9 10 11	* ClusterGr * Inv * 0 * * 1 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	He Phi0Index 45 * 852 45 852 45 852 45 852 45 852 45 852 45 853 45 855 45 855	* H ***** * * * * * * * * * * * * * * *	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 26 * 27 * 20 * 20 * 21 * 26 * 27 * 20 * 20 * 20 * 20 * 20 * 20 * 20 * 20	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 *	******* 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index	******* HitIn ******
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******** 0 1 2 3 4 5 6 7 7 8 9 10 11 12	ClusterGr * Inv * 0 * * 0 * * 0 * * 0 * * 0 * * 1 * * 1 * * 1 * * 1 * * 1 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 854 45 * 855 45 * 855	* H	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 24 * 25 * 26 * 27 * 26 * 27 * 26 * 27 * 28 * 29 * 20 * 20 * 21 * 21 * 22 * 20 * 21 * 22 * 22 * 22 * 22 * 22 * 22 * 22	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	* ClusterGr * In 0 * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 2 *	vPtInde 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index * 852 * 852 * 852 * 852 * 852 * 852 * 853 * 853 * 853 * 853 * 853 * 853 * 853 * 853 * 853 * 853 * 854 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 * 856 *	******* Hitlr
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******** 0 1 2 3 4 5 6 7 7 8 9 10 11	* ClusterGr * Inv * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 1 * * 1 * * 1 * * 1 * * 1 * * 1 * * 2 *	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	le * Ph10Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 853 45 * 853 45 * 853 45 * 853 45 * 853 45 * 854 45 * 855 45 * 855 45 * 855 45 * 855 45 * 855 45 * 855	* Hi ****** * * * * * * * * * * * *	20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 21 * 22 * 20 * 21 * 25 * 26 * 27 * 20 * 21 * 22 * 26 * 27 * 20 * 21 * 21 * 22 * 22 * 22 * 23 * 24 * 25 * 26 * 27 * 20 * 21 * 20 * 20 * 20 * 20 * 20 * 20 * 20 * 20	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 *	vPtInde 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index 852 852 852 852 852 853 853 853 853 853 853 853 853 854 854	Hitin
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ************************************	<pre>ClusterGr * Inv ClusterGr * 0 ClusterGr</pre>	vPtInc ****** 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Ph10Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 853 45 * 853 45 * 853 45 * 853 45 * 853 45 * 854 45 * 854	* Hi ****** * * * * * * * * * * * * * * *	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 24 * 25 * 26 * 27 * 26 * 27 * 26 * 27 * 28 * 29 * 20 * 20 * 21 * 21 * 22 * 20 * 21 * 22 * 22 * 22 * 22 * 22 * 22 * 22	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 1 * 2 * 2 *	vPtInde 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index 852 852 852 852 852 853 853 853 853 853 853 853 853 853 853	HitIn
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 2 3 4 5 6 6 7 7 8 9 9 10 11 12 13 14 15 16	<pre>ClusterGr * Inv ClusterGr * 0 ClusterGr</pre>	vPtInc 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	de * Phi0Index 45 * 652 45 * 652 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 853 45 * 853 45 * 853 45 * 854 45 * 854	* H: ***** * * * * * * * * * * * * * * * *	itIndex * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 25 * 26 * 27 * 20 * 21 * 25 * 26 * 27 * 26 * 2	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 *	vPtInde 45 45 45 45 45 45 45 45 45 45 45 45 45	Phi0Index 852 852 852 852 852 853 853 853 853 853 853 853 853 853 853	HitIn
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 3 3 4 5 6 7 7 8 9 10 11 12 2 13 14 15 16 17	ClusterGr Inv ClusterGr Inv ClusterGr C ClusterGr C C	vPtInc ******* 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	de * Ph10Index 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 852 45 * 853 45 * 853 45 * 853 45 * 853 45 * 854 45 * 854	* H1 **** * * * * * * * * * * * * * * * * *	11 Index * 20 * 21 * 24 * 25 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 20 * 21 * 25 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 27 * 26 * 27 * 26 * 27 * 26 * 27 * 27 * 26 * 27 * 27 * 27 * 27 * 27 * 27 * 27 * 27	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 2 * 2 *	******* 45 45 45 45 45 45 45 45 45 45 45 45 45	Phil0Index * 852 852 852 852 852 853 853 853 853 853 853 853 853 853 853	HitIn
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 7 18	<pre>ClusterGr * Inv ClusterGr * 0 ClusterGr</pre>	vPtInc 44 44 44 44 44 44 44 44 44 44 44 44 44	de * Phi0Index 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 653 45 * 653 45 * 653 45 * 653 45 * 653 45 * 854 45 * 654 45 * 654 45 * 854 45 * 854	**************	11 Index * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 20 * 20 * 20 * 20 * 20 * 20 * 20	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 2 * 2 * 3 *	******* *****************************	Phi0Index 852 852 852 852 852 853 853 853 853 853 853 853 853 853 854 854 854 854 854 854 854 854 854 854	HitIn
Row         *         In:           0         *         *	stance ******* 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	ClusterGr * Inv ClusterGr * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 3 * 3 *	vPtInc 44 44 44 44 44 44 44 44 44 44 44 44 44	de * Ph10Index 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 653 45 * 653 45 * 653 45 * 653 45 * 854 45 * 854 45 * 854 45 * 854 45 * 854 45 * 854 46 * 660 6	* * * * * * * * * * * * * * * * * * *	11 Index * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 21 * 21 * 21 * 22 * 22 * 23 * 24 * 24 * 25 * 26 * 27 * 20 * 21 * 21 * 21 * 21 * 21 * 21 * 21 * 21	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	* ClusterGr * In 0 * 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 2 * 3 *	******* ********* 45 45 45 45 45 45 45 45 45 45	Phi0Index 852 852 852 852 852 852 853 853 853 853 853 853 853 853 853 853	HitIn
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 7 18	<pre>ClusterGr * Inv ClusterGr * 0 *     0 *     0 *     0 *     0 *     0 *     0 *     1 *     1 *     1 *     1 *     1 *     2 *     2 *     2 *     2 *     2 *     2 *     3 *     3 * </pre>	vPtInc 22 22 22 24 24 24 24 24 24 24 24 24 24	de * Phi0Index 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 652 45 * 653 45 * 653 45 * 653 45 * 653 45 * 653 45 * 854 45 * 654 45 * 654 45 * 854 45 * 854	н н ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж	11 Index * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 20 * 21 * 24 * 25 * 26 * 27 * 20 * 20 * 20 * 20 * 20 * 20 * 20 * 20	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 2 * 2 * 3 * 3 *	******* *****************************	Phil0Index 852 852 852 852 852 852 853 853 853 853 853 853 853 854 854 854 854 854 854 854 854 854 854	HitIn
Row * In: 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	stance ******* 0 1 2 3 3 4 5 5 6 7 7 8 9 9 10 11 12 2 2 3 14 15 16 6 17 18 19 9 9 20	ClusterGr * Inv * 0 * * 0 * * 0 * * 0 * * 0 * * 1 * * 1 * * 1 * * 1 * * 1 * * 2 * * 2 * * 2 * * 2 * * 2 * * 3 * * 3 * * 3 *	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	de * Ph10Index 5 * 852 5 * 852 5 * 852 5 * 852 5 * 852 5 * 852 5 * 853 5 * 854 45 * 854 45 * 854 45 * 854 46 * 860 66 * 860 66 * 860	**************************************	20 = 21 = 24 = 25 = 26 = 27 = 20 = 21 = 21 = 25 = 26 = 27 = 20 = 21 = 24 = 25 = 26 = 27 = 20 = 21 = 26 = 27 = 20 = 21 = 20 = 21 = 21 = 22 = 22 = 22 = 22 = 22 = 22	Row * Ins 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	**************************************	ClusterGr * In 0 * 0 * 0 * 0 * 0 * 1 * 1 * 1 * 1 * 1 * 2 * 2 * 2 * 2 * 2 * 2 * 3 * 3 *	******* 45 45 45 45 45 45 45 45 45 45 45 45 45	Phil0Index * * 852 * 852 * 852 * 852 * 852 * 853 * 853 * 853 * 853 * 853 * 853 * 854 * * 854 * * 854 * * * * * * *	Hitl

#### SW-HW COMPARISONS



- Cross-validation of HT implementation in HW and emulation
  - Number of "roads" found, position in HT space, comparison against emulation as well as full-precision SW implementation etc.
  - allows continuous cross-check throughout development, optimization, performance tuning
  - **Consistency is a requirement** → should become part of continuous integration

# CONFIGURATIONS

Configuration	Accumulator (ф0 x qA/pT)	Hough space pattern recognition	z-slices	Accelerator
1	960x54	Sliding window (4 5 6 5 4)	4 (  )	Alveo U50
2	64x216	Fixed (7)	19	Alveo U280/U50
3	64x216	Sliding window (4 5 6 5 4)	19	Alveo U50
4	960x216	Sliding window (4 5 6 5 4)	4 (  )	Alveo U50
5	64x216	Fixed (7) with track xtrp	19	U280 (HBM and DDR)

- 1. Inspired by original ATLAS studies
  - performance check
  - Early test of full synthesis, resource consumption and performance in actual accelerator

- 2. Reduced accumulator size (coarser)
  - inspired by subsequent ATLAS studies
- 3. "Complex" HT clustering (more resources than 2)
- 4. Extend 1 to pT>1
- 5. Include "track extension": improve efficiency on smaller accumulator closest comparison to VHDL implementation

# CONFIGURATION 1 - RESOURCE UTILISATION AND LATENCY

Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP
Platform	12.28%	2.83%	7.92%	13.24%	0.00%	0.07%
<ul> <li>User Budget</li> </ul>	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%
Used Resources	42.14%	24.19%	11.25%	26.16%	0.00%	21.14%
Unused Resources	57.86%	75.81%	88.75%	73.84%	100.00%	78.86%
> accumulator_instance (4)	23.67%	18.71%	4.03%	0.00%	0.00%	1.01%
> backwards_computation (4)	9.81%	3.47%	3.52%	21.96%	0.00%	19.41%
> cluster_unloader (1)	0.62%	0.17%	0.35%	0.09%	0.00%	0.00%
> clustering (4)	6.92%	1.77%	2.81%	0.00%	0.00%	0.00%
> event_loader (1)	1.12%	0.08%	0.53%	4.12%	0.00%	0.72%


1 960x54 SIW 4||z 4 GeV

10

Easily fits target accelerator platform

Synthesis:

Clock ~250 MHz w target 300 MHz Synthesis time 9 h




# CONFIGURATION 2 VS 3 - RESOURCE UTILIZATION ON SAME ACCELERATOR (U50)

Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP
Platform	12.15%	2.66%	7.78%	13.24%	0.00%	0.07%
√ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%
Used Resources	22.28%	6.51%	8.17%	9.69%	0.00%	5.83%
Unused Resources	77.72%	93.49%	91.83%	90.31%	100.00%	94.17%
> accumulator_instance (1)	7.13%	3.63%	2.34%	0.00%	0.00%	0.25%
> backwards_computation (1)	2.44%	0.87%	0.88%	5.49%	0.00%	4.85%
> serial_cluster_unloader (1)	0.38%	0.16%	0.23%	0.09%	0.00%	0.00%
> serial_event_loader (1)	1.05%	0.09%	0.46%	4.12%	0.00%	0.72%
> tower_finder (1)	11.27%	1.77%	4.25%	0.00%	0.00%	0.00%
· · · ·						
Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP
Platform	12.15%	2.66%	7.78%	13.24%	0.00%	0.07%
✓ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%
Used Resources	22.73%	6.51%	8.74%	9.69%	0.00%	5.83%
Unused Resources	77.27%	93.49%	91.26%	90.31%	100.00%	94.17%
> accumulator_instance (1)	6.89%	3.63%	2.34%	0.00%	0.00%	0.25%
> backwards_computation (1)	2.44%	0.87%	0.88%	5.49%	0.00%	4.85%
> clustering (1)	11.96%	1.77%	4.82%	0.00%	0.00%	0.00%
> serial_cluster_unloader (1)	0.38%	0.16%	0.23%	0.09%	0.00%	0.00%
> serial_event_loader (1)	1.05%	0.09%	0.46%	4.12%	0.00%	0.72%
Processing z slices is	corial ra	thar than	narallal			

Processing z slices is serial rather than parallel

 Synthesized configuration 3 successfully full details TBD, resource consumption not much higher Synthesis:
 Clock ~215 MHz/215 MHz w target 300

Clock ~215 MHz/215 MHz w target 300 MHz Synthesis time 6/6 h



L. Lewitt


Universities of Sussex & Sheffield

01.11.22




Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP		
Platform	12.62%	3.57%	8.52%	13.24%	0.00%	0.07%		2017
√ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	SLR1	; X0Y6
Used Resources	64.48%	10.87%	25.69%	63.21%	0.00%	21.14%		2015
Unused Resources	35.52%	89.13%	74.31%	36.79%	100.00%	78.86%		2014
> accumulator_instance (4)	4.11%	0.00%	1.21%	37.05%	0.00%	1.01%		2014
> backwards_computation (4)	9.79%	3.50%	3.56%	21.96%	0.00%	19.41%		X0Y3
> cluster_unloader (1)	0.62%	0.17%	0.36%	0.09%	0.00%	0.00%	SLR0	<u>xov2</u>
> clustering (4)	48.86%	7.13%	20.03%	0.00%	0.00%	0.00%		 xoya
> event loader (1)	1.10%	0.08%	0.53%	4.12%	0.00%	0.72%		

CONFIGURATION 4- RESOURCE UTILIZATION ON U50 LARGE ACCUMULATOR (960X216) WITH SLIDING WINDOW CLUSTERING AND 4 Z SLICES



- Processing z slices is series rather than parallel
- Pt processing down to 1 GeV

Synthesis: Clock ~220 MHz MHz w target 300 MHz Synthesis time 9h



Alveo U280 using DDR Alveo U280 using

HBM

Name

Name


U280 VS U50						1 GeV		
Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP		
Platform	10.94%	2.92%	8.31%	14.14%	0.00%	0.08%		
✓ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%		
Used Resources	4.60%	2.60%	2.54%	6.35%	0.00%	1.04%		
Unused Resources	95.40%	97.40%	97.46%	93.65%	100.00%	98.96%		
<ul> <li>hough_transform_nau (1)</li> </ul>	4.60%	2.60%	2.54%	6.35%	0.00%	1.04%		
hough_transform_nau_1	4.60%	2.60%	2.54%	6.35%	0.00%	1.04%		
Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP		
Platform	11.65%	2.21%	7.21%	13.24%	0.00%	0.07%		
✓ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%		
Used Resources	6.94%	3.85%	3.76%	9.43%	0.00%	1.58%		
Unused Resources	93.06%	96.15%	96.24%	90.57%	100.00%	98.42%		
<ul> <li>hough_transform_nau (1)</li> <li>hough_transform_nau_1</li> </ul>	6.94%	3.85%	3.76%	9.43%	0.00%	1.58%		
hough_transform_nau_1	6.94%	3.85%	3.76%	9.43%	0.00%	1.58%		


CONFIGURATION 5 - RESOURCE UTILIZATION U280 VS U50

۰c	omparable resource	e utilization (U	50 ~66% of	U280)
----	--------------------	------------------	------------	-------

• No significant difference in terms of power/synthesis

Synthesis: Clock ~350 MHz/380 MHz w target 400 MHz Synthesis time 5/5 h





#### Pre vs post-synthesis resource estimation can differ significantly: is what the VITIS tools assess reliable?

#### Config. 1 @U50 From post-synthesis & implementation

Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP
Platform	12.28%	2.83%	7.92%	13.24%	0.00%	0.07%
√ User Budget	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%
Used Resources	42.14%	24.19%	11.25%	26.16%	0.00%	21.14%
Unused Resources	57.86%	75.81%	88.75%	73.84%	100.00%	78.86%
> accumulator_instance (4)	23.67%	18.71%	4.03%	0.00%	0.00%	1.01%
> backwards_computation (4)	9.81%	3.47%	3.52%	21.96%	0.00%	19.41%
> cluster_unloader (1)	0.62%	0.17%	0.35%	0.09%	0.00%	0.00%
> clustering (4)	6.92%	1.77%	2.81%	0.00%	0.00%	0.00%
> event_loader (1)	1.12%	0.08%	0.53%	4.12%	0.00%	0.72%

VITIS Analyser, very close to post-synthesis →corroborates numbers shown for all configurations (here config. 1)

L. Lewitt

derived from constraints files, simu vectorless analysis.	lation files or	1%	Hard I	P: (	0.538 W	(1%)	derived from constraints files, sim vectorless analysis.	
Total On-Chip Power:	40.294 W		Dynam	nic: 32	2.085 W (	80%) —	Total On-Chip Power:	23.535 W
FPGA Power:	33.866 W		10%				FPGA Power:	20.312 W
HBM Power:	6.428 W			Clocks:	3.227 W	(10%)	HBM Power:	3.223 W
Design Power Budget:	63 W		17%	Signals:	5.612 W	(17%)	Design Power Budget:	Not Specifie
Power Budget Margin:	22.706 W			Logic:	5.473 W	(17%)	Power Budget Margin:	N/A
Junction Temperature:	85.2°C		17%	BRAM:	1.722 W	(5%)	Junction Temperature:	35.3°C
Thermal Margin:	14.8°C (17.2 W)	80%	5%	DSP:	1.953 W	(6%)	Thermal Margin: Effective 8JA:	64.7°C (136.) 0.4°C/W
Effective 8IA:	0.8°C/W		6%	PLL:	0.054 W	(<1%)	Power supplied to off-chip device:	
Power supplied to off-chip devices				MMCM:	0.001 W	(<1%)	Confidence level:	Low
Confidence level:	Medium		9%	1/0:	0.006 W	(<1%)	Launch Power Constraint Advisor	
				GTY:	2.863 W	(9%)	invalid switching activity	
Launch Power Constraint Advisor t invalid switching activity	o find and fix		33%	HBM:	11.174 W			
Config. 1 @	J50			-			Config. 2 @	<b>U280</b>
960x254 sl.w			Static:	5	7.658 W (	19%) —	64x216 fix	7 19z
		19%		HBM:	0.521 W	(7%)		
250 MHz			93%	Device:	7.137 W	(93%)	200 MF	lZ
Power analysis from implemente derived from constraints files, si vectorless analysis.		On-Chip	Power Hard I	-		1%)	Power analysis from implemented derived from constraints files, simu vectorless analysis.	
Total On-Chip Power:	37.08 W		Uynan	nc: 29	.347 W (7	9%)	Total On-Chip Power:	17.828 W
FPGA Power:	33.039 W		14%	Clocks:	4.061 W	(14%)	FPGA Power:	16.981 W
HBM Power:	4.04 W			Signals:	4.001 W	(20%)	HBM Power:	0.848 W
Design Power Budget:	63 W		20%	Logic:	5.461 W	(19%)	Design Power Budget:	Not Specifie
Power Budget Margin:	25.92 W			BRAM:	2.447 W	(19%)	Power Budget Margin:	N/A
Junction Temperature:	82.8°C		19%	DSP:	2.447 W	(7%)	Junction Temperature:	32.8°C
Thermal Margin:	17.2°C (19.9 W)	79%	8%	PLL:		(<1%)	Thermal Margin:	67.2°C (142.
Effective ØJA:	0.8°C/W		7%		0.054 W	(<1%)	Effective 8JA:	0.4°C/W
Power supplied to off-chip devic	es: 0 W			MMCM:		(<1%)	Power supplied to off-chip devices	: 0 W
Confidence level:	Medium		10%			,	Confidence level:	Low
Launch Power Constraint Adviso invalid switching activity	r to find and fix		19%	GTY: HBM:	2.863 W 6.688 W	(10%) (19%)	Launch Power Constraint Advisor t invalid switching activity	o find and fix
Config. 4	@U50						and oncoming derivity	


#### POWER CONSUMPTION

Power analysis from Implemented netlist. Activity

**On-Chip** Power

Power analysis from Implemented netlist. Activity ified

> 6.8 W) 0



Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Ch

Total On-Chip Power:	27.175 W		
FPGA Power:	23.187 W		
HBM Power:	3.988 W		
Design Power Budget:	63 W		
Power Budget Margin:	35.825 W		
Junction Temperature:	75.4°C		
Thermal Margin:	24.6°C (28.6 W)	76%	
Effective 8JA:	0.8°C/W		
Power supplied to off-chip devices:	0 W		
Confidence level:	Medium		
Launch Power Constraint Advisor to invalid switching activity	find and fix		
Config. 2 @L	J50		
64x216 fix7 1	22%		
220 MHz			


0	n-Chip	Power						
	2%	Hard	IP:	0.538 W		(2%)		
		📃 Dyna	mic:	20	0.691 W	(7	6%) —	
		11%		Clocks:	2.229	w	(11%)	
		16%		Signals:	3.224	W	(16%)	
				Logic:	4.005	W	(19%)	
		19%		BRAM:	1.125	W	(5%)	
	76%	5%		DSP:	0.497	W	(2%)	
				PLL:	0.054	W	(<1%)	
		1.4%		MMCM:	0.001	W	(<1%)	
		1470		I/O:	0.006	W	(<1%)	
		30%		GTY:	2.863	W	(14%)	
		30%		HBM:	6.688	W	(30%)	
		📃 Stati	2:	5	5.930 W	(2	2%) —	
	22%			HBM:	0.446	w	(8%)	
		92%		Device:	5.484	W	(92%)	

Config. 4 @U50 960x216 sl.w 4||z 220 MHz

1%	Hard IP	. 0	.538 W (	(1%)	vectorless analysis.
79%	Dynami 14% 20% 19% 8% 7%	Clocks: Signals: Logic: BRAM: DSP: PLL: MMCM: VO: GTY: HBM:	.347 W (7 4.061 W 5.818 W 5.461 W 2.447 W 1.948 W 0.054 W 0.001 W 0.006 W 2.863 W 6.688 W	(14%) (20%) (19%) (8%) (7%) (<1%) (<1%) (<1%) (10%) (19%)	vectorless analysis. Total On-Chip Power: FPGA Power: HBM Power: Design Power Budget Power Budget Margin Junction Temperature Thermal Margin: Effective 6Ja: Power supplied to off-ch Confidence level: Launch Power Constrain invalid switching activity
20%	Static: 93%	7 HBM: Device:	.182 W (2 0.500 W 6.681 W	(7%) (93%)	<b>Config.</b> 64x216







Similar power & clock and about  $\frac{1}{4}-\frac{1}{2}$  resources compared to what presented 5/7/22 ۲

L. Lewitt

Universities of Sussex & Sheffield

#### CONFIGURATION 5 - POWER ANALYSIS - 64x216 fix7 19z TX


Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

vecconcos analysisi		3%			
Total On-Chip Power:	17.828 W		Dynamic:		
FPGA Power:	16.981 W		14%	_	
HBM Power:	0.848 W		1470	C	
Design Power Budget:	Not Specified		16%	S	
Power Budget Margin:	N/A			L	
Junction Temperature:	32.8°C		18%	B	
Thermal Margin:	67.2°C (142.4 W)	77%	7%	D	
Effective 8JA:	0.4°C/W	//70		P	
Power supplied to off-chip devices:	0 W			M	
Confidence level:	Low			I/	
Launch Power Constraint Advisor to		32%	6		
invalid switching activity			S		
			7%	H	
		Ctatic:			

3%	Hard I	P: 0.5	538 W (3	3%)
	📃 Dynam	nic: 13.	766 W (77	7%) —
	14%	Clocks:	1.949 W	(14%)
	16%	Signals:	2.184 W	(16%)
	10,0	Logic:	2.439 W	(18%)
	18%	BRAM:	1.025 W	(7%)
	704	DSP:	0.102 W	(1%)
77%	7%	PLL:	0.206 W	(1%)
		MMCM:	0.292 W	(2%)
		<b>I/O:</b>	0.011 W	(<1%)
	32%	GTY:	4.360 W	(32%)
		SYSMON:	0.014 W	(<1%)
	7%	HBM:	1.183 W	(7%)
	Static:	3.	517 W (20	)%) —
20%		HBM:	0.259 W	(7%)
	93%	Device:	3.258 W	(93%)

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:	38.293 W
FPGA Power:	28.537 W
HBM Power:	9.756 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	41.7°C
Thermal Margin:	58.3°C (122.5 W)
Effective ØJA:	0.4°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low
Launch Power Constraint Advisor to invalid switching activity	find and fix




#### Config. 5 @ U280-DDR

... uninitialized HBM?

Config. 5 @ U280-HBM

# CONFIG. 1 LATENCY HTT SAMPLE 200 PU, SINGLE MUON @ 4 GEV (01-0.3 ETA), 7.5K EVENTS 18



L. Lewitt

	Configuration Latency		Resources	Power	Energy	Clock	Synth. Time	3	Input size kB	Output size kB	#output roads	#output comb.	# comb./road	
		ms		[U50]	W	mJ/ev	MHz	h		$mean \pm RMS$	$mean \pm RMS$		mean±RMS	<b>mean±RMS</b>
		Excl. PCle	incl. PCie											Median
1	960x54 SlW 4  z 4 GeV	1±0.3 0.9	1.6±0.5 1.5	50%	40	60	250	9	96%	33±5 32	7±5 5.5	150±100 122	1400±1700 910	9±24 25
2	64x216 Fix7 19z 1 GeV	3.3±0.2 3.3	3.9±0.6 3.8	23%	27	100	215	6	85%	73±9 73	2.2±1.4 1.8	38±25 33	750±1170 470	20±75 54
3	64x216 SlW 19z 1 GeV	3.3±0.4 3.2	3.8±0.5 3.8	23%	27	100	215	6	-	73±9 73	0.1±0.2 1.2	1.3±3.5 0.7	66±540 136	48±210 42
4	960x216 SIW 4  z 1 GeV	7.3±1.5 7.2	7.9±1.6 7.7	65%	37	285	220	9	<b>95</b> %	73±9 73	25±16 22	550±350 480	5200±4700 4000	9±22 25
5	64x216 Fix7TX 19z 1 GeV	0.8±0.4 0.75	1.6±0.7 1.5	5% U280	18	27	350	5	88%	73±9 73	<b>6.7</b> ±4.5 5.5	100±65 87	3500±5300 2200	35±140 200
Latency well within online farm needs: could e.g. parallelise to save FPGA														
•	<ul> <li>Impact of data transfer/PCIe not critical</li> <li>Single muon events wit PU=200</li> </ul>													

#### **RESULTS SUMMARY TABLE**


L. Lewitt

٠

٠


Resources optimisation can massively improve requirements (e.g. 5 vs 2)

Power: how does this compare to CPU use?



CONFIG. 1 PATTERN RECOGNITION PERFORMANCE SIMULATION @ 200 PU, SINGLE MUON @ 4 GEV

# CONFIG. 5 PATTERN RECOGNITION PERFORMANCE SIMULATION @ 200 PU, SINGLE MUON @ 1 GEV



# CONCLUSION AND OUTLOOK

HLS Prototype of Hough Transform dimensioned on ATLAS studies has been developed and tested at Sussex joining SWIFT-HEP and ATLAS phase II HLT efforts

- Efficiency, combinatorics etc. consistent with expectations/other studies
- Encouraging benchmarks (resources, power, performance)
  - Will itereate further on the basis of first results

Implemented on commercial FPGA accelerators with **HLS**:

- Xilinx vendor-specific development tools
- Requirements and performance are in line with (if not better than!) what seen with VHDL so far
- Highly re-configurable:
  - HT parameters (binning, ranges, clustering, etc.)
  - Portability to other FPGA accelerators (e.g. U50/U250/U280/VCK5000 etc.)
- Open to cross-platform seamless operation "a` la LHCb"
- REMINDER: Hardware available at Sussex for developing/testing

TWiki page documenting all relevant information is being maintained as part of "SWIFT-HEP" UK effort

• Useful tool to centralise resources and results → Please use, contribute, and suggest!

Integration of HT on FPGA accelerators with <u>ACTS framework</u> would allow for further future studies and more thorough physics performance evaluation


L. Lewitt

# BACK-UP

# OPTIMISATION USING VITIS HLS GUI

GUI allows for easy editing and debugging

- "C simulation"
  - $\rightarrow$  compiles the code in C++
  - $\rightarrow$  Debugging tools available
- "C synthesis"
  - $\rightarrow$  Simulates compilation of code on FPGA
  - → Summary and reports generated on expected resource consumption and processing time
- "C/RTL cosimulation"
  - → allows user to verify that code is functionally identical to C++ source code



Once all steps are completed the code can be exported to RTL and run on FPGA

L. Lewitt

# OPTIMISATION WITH VITIS HLS GUI - SUMMARY AND REPORTS

C synthesis report allows for the resource and timing information to be evaluated for the accelerated algorithm

- Values are estimated and are not fully accurate
- Useful in giving an idea of which step of the process can be further optimised

Detailed breakdown of resources consumption, timing etc... can be viewed for each module/function of the accelerated algorithm

 Resource usage estimates can be exported and stored for further study

